10GBASE-KR for 40G Backplane

Similar documents
100G Signaling Options over Backplane Classes

Feasibility of 40/100G Heterogeneous System based on Channel Data

40 GbE Over 4-lane 802.3ap Compliant Backplane

Simulation Results for 10 Gb/s Duobinary Signaling

Feasibility of 30 db Channel at 50 Gb/s

IEEE 802.3ap Backplane Ethernet Overview

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

COM Analysis on Backplane and Cu DAC Channels

Updated 50G PAM4 C2M Simulations

5 GT/s and 8 GT/s PCIe Compared

Modulation Schemes Link Budget Analysis under BCI Interference for RTPGE

Updated 802.3cb Backplane Channel Analysis and PHY proposals

Issue with 50G PAM4 C2M Specification

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Proposal for modeling advanced SERDES

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

100GEL C2M Channel Analysis Update

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

10G Ethernet Over Structured Copper Cabling

High-Speed Jitter Testing of XFP Transceivers

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

COM 2.40 with 100GEL Configurations Suggestions

Sequence Estimators with Block Termination in the presence of ISI

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

Comparison Between Equalization, COM Package Models, and COM For 100G Base KR Channels

100Gbps/Lane Electrical Signaling. Loop-Timed Configurations. Ramin Farjadrad SVP of R&D

Update on technical feasibility for PAM modulation

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

40 AND 100 GIGABIT ETHERNET TESTING SERVICE

400GBase-LR8: A Proposal for 10 km Objective Using 50 Gb/s PAM4 Signaling

An Overview of High-Speed Serial Bus Simulation Technologies

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

IBIS-AMI Model Simulations Over Six EDA Platforms

Status Update - SDD21 & SDD11/22 Model Development

Advanced Jitter Analysis with Real-Time Oscilloscopes

IEEE-100GBASE-KR4/CR4, v3

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

Automotive Ethernet BroadR-Reach

Technical Feasibility of optical PMDs with RS FEC

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

USB Type-C Active Cable ECN

SHF Communication Technologies AG

400G PAM4 The Wave of the Future. Michael G. Furlong - Senior Director, Product Marketing

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

ERL for Parameter Update

T Q S 2 1 L H 8 X 8 1 x x

in Synchronous Ethernet Networks

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Serial ATA Gen2 Jitter Tolerance Testing

Technical Feasibility of 4x10G and 10x10G Electrical Interfaces

IEEE P802.3bs 200 Gb/s and 400 Gb/s Ethernet to RevCom (conditional)

Channels for Consideration by the Signaling Ad Hoc

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

The Future of Electrical I/O for Microprocessors. Frank O Mahony Intel Labs, Hillsboro, OR USA

Transmitter testing for MMF PMDs

Performance Evaluation of Transcoding and FEC Schemes for 100 Gb/s Backplane and Copper Cable

PCI Express 4.0. Electrical compliance test overview

40Gb/s QSFP+ Parallel Active Optical Cable (AOC) QSFP-40G-xxAOC. Product Specification

Achieving PCI Express Compliance Faster

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Signal Integrity in Embedded Computer Applications

PCI Express Electrical Basics

Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America

Revisi&ng MCBHCB Requirements in Support of 50G/lane PAM4

Reference Architecture Proposals and Channel Data

SHFP-2G-B Gb/s BiDi SFP Transceiver Hot Pluggable, Simplex LC/SC, +3.3V, Single mode, 20km, 0~70 C 1310/1550nm or 1310/1490nm DFB/PIN

ADS USB 3.1 Compliance Test Bench

Virtex-6 FPGA GTX Transceiver Characterization Report

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

OIF CEI-56G Project Activity

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Agilent Technologies Advanced Signal Integrity

Latency and FEC options for 25G Ethernet

IEEE Gb/s, 100 Gb/s, and 200 Gb/s Ethernet Task Force

Tektronix Innovation Forum

100G SWDM4 MSA Technical Specifications Optical Specifications

BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?

Modeling MultiGigabit FPGA Channels with Agilent ADS 2008

Optimal Management of System Clock Networks

PPI MCB HCB Detail Specifications and Connector Pinout

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

AirMax VSe High Speed Backplane Connector System

Maximising Serial Bandwidth And Signal Integrity In FPGAs

DYNAMIC LINE MANAGEMENT FOR VECTORING SCENARIOS

Options to fix the low frequency jitter (gearbox) issue. Piers Dawe Mellanox Adee Ran Intel Casper Dietrich Mellanox

40GBASE-T Cabling channel MDI-to-MDI

45. Management Data Input/Output (MDIO) Interface

Features: Applications: Description: Product Datasheet

Verification of ICN Usability in Characterizing System Crosstalk

100GbE Architecture - Getting There... Joel Goergen Chief Scientist

Comparison of BER Estimation Methods which Account for Crosstalk

SHFP-GE-EX. 1.25Gb/s SFP Transceiver Hot Pluggable, Duplex LC, +3.3V, 1550nm DFB/PIN, Single mode, 40km, 0~70 C

Cost Effective Solution for Receiver Characterization

10-Gigabit Ethernet DWDM OTN Optical Interface Specifications

Agilent N5393B PCI Express Automated Test Application

Transcription:

1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1

Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain Simulation - Performance Improvement - Summary

4G Backplane A Single Lane, 1GBASE-KR 8.3ap, Clause 7 Main Requirements Signaling: 1.315Gbaud(+/-1ppm), PAM Transmitter: 1mVpp Max, 3-tap Pre-Equalization, Total Jitter < 8%UIpp Return Loss: 9dB 5M ~.5GHz, 1dB/dec. from.5 ~ 7.5GHz Insertion Loss: < ILmax(f), 4.5dB at 5GHz, Informative Cross-talk: Defined as ICR, Ratio of IL to Power sum crosstalk, PSXT ICR > ICRmin = 3.3-18.7Log(f/5G), Informative BER: Better than 1**(-1) Receiver Interference Tolerance Broadband noise: 5.mVrsm(5GHzband) Jitter UI p-p: 13% (random), 3.5%(DCD), 11.5%(sinusoidal) Total 17 channels are uploaded to verify the system performance. 3

Channel discussed by 1GBASE-KR TYCO, 7 Channels Description Channel Name Line Card No. Connectors Backplane Total Length Loss @ 5GHz TYCO 7 cases [1] Signal path One FEXT Two NEXT Case1 1 4.9dB Case 1 13 4 4.1 Case3 1 6 4 6.6 Case4 6 13 3 19. Case5 6 13 1 13 14. Case6 6 1 13 16.4 Case7 6 1 13 1.9 [1] http://www.ieee8.org/3/ap/public/sep4/dambrosia_1_94.pdf 4

Description Channel discussed by 1GBASE-KR Molex, channels and Intel, 8 channels Channel Name Line Card No. Connectors Backplane Total Length Loss @ 5GHz Molex cases [] Signal oath 3 FEXT 4 NEXT 1m_Improved _1.5 +.5 35 4.6 1m_Improved _.5 + 1.5 (?) 5 38 17.8 Intel 8 cases [3] Signal path FEXT 6NEXT T1 T1-6 -6 16.8 4.4 T -6 7.4 B1-6 8.9 B1-6 14.1 B -6 17.4 M1-6 1.3 M -6 19.8 [] http://www.ieee8.org/3/ap/public/mar6/oganessyan_1_36.pdf [3] http://www.ieee8.org/3/ap/public/jun5/peters_1_65.pdf 5

IL and ICR -1 ILmax -1-1 SDD1 (db) - -3-4 -5 14~7dB TYCO 7 channels - -3-4 -5 18~.5dB Molex channels - -3-4 -5 9~7dB Intel 8 channels -6 1M 1E+8 5E+8 1E+9 1G 5E+9 1G 1E+1 E+1 Frequency (Hz) -6-6 1M 1E+8 5E+8 1E+9 1G 5E+9 1E+1 1G E+1 1M 1E+8 5E+8 1E+9 1G 5E+9 1E+1 1G E+1 6 6 6 5 ICRmin HIGH CONFIDENCE 5 HIGH CONFIDENCE 5 HIGH CONFIDENCE 4 REGION 4 REGION 4 REGION 3 3 3 ICR (db) 1 TYCO 1 Molex 1 Intel -1-1 -1 - - - -3 1M 1E+8 5E+8 1E+9 1G 5E+9 1E+1 1G E+1 Frequency (Hz) -3-3 1M 1E+8 5E+8 1E+9 1G 5E+9 1E+1 1G E+1 1M 1E+8 5E+8 1E+9 1G 5E+9 1E+1 1G E+1 No cases are in HIGH CONFIDENCE 6

Performance Study The purpose is to confirm 1GBASE-KR applicability for 4G. 1 st Step: Calculate theoretical SNR (Saltz) against broadband noise, measured crosstalk, and IC electronic noise. nd Step: Check Jitter and other IC implementation loss by the time domain simulator 3 rd Step: Performance Improvement by Crosstalk Canceller Noise Margin is used throughout the discussion. Noise Margin = [Achievable SNR] SNRrequired SNRrequired is 17dB for PAM, BER = 1 **-1 It is preferred to be greater than on the order of 6dB for a robust operation. 7

Noise Margin by Saltz Three scenarios : 1. 5.mV-rms broadband noise defined by 1GBase-KR Receiver Interference Tolerance. Measured crosstalk from S-parameter 3. Crosstalk + -14dBm/Hz (IC electronic noise 3nV/sqrt(Hz) into 1ohm) Noise Margin (db) 4 1 18 15 1 9 6 3 Black: 5.mV Broadband noise Blue: Crosstalk Red: Crosstalk + IC Noise 6dB Margin Transmit power: 1dBm (.4Vop with.75fs 1 st order low-pass) 1 3 4 5 6 7 8 9 1 11 1 13 14 15 16 17 18 19 1 All except few cases met 6dB margin. Feasible subject to IC noise floor. The result does not include - Jitter - Implementation loss TYCO Molex INTEL Additions Backplane Channel Provided to the 8.3ap 8

Jitter and Implementation Loss A time domain simulator is created for nd step. RX Jitter TX-Pre-EQL Initial Settings by Standard (-.75 + D.41D**) TX Jitter Back Plane Channel NEXT and FEXT IC electronic Noise Receivers IC Termination: IEEE P8.3ap Document An Eye on Return Loss, by Richard Melliitz, Intel 14-May-5 SNR TX Jitter.8UIpp (5 sigma) jitter RX Jitter.1 UIrms random jitter (VCO) + systematic timing recovery jitter (bigger than receiver interference tolerance) IC Electronic Noise -14dBm/Hz FFE 8tap DFE 16, 3, 64, and 18tap Crosstalk Canceller added later as an option 9

Jitter and Implementation Loss SNR (db) Level 35 3 5 IC Noise Sampled Eye Diagram Jitter SNR X-talk Following impairments are added one by one after the receiver is fully activated after 1 million-symbol iterations. - IC noise, -14dBm/Hz - TX and RX Jitter - DFE tap length reduction, 18, 64, 3, 16 - FEXT + NEXT CH1(Intel T) is shown as an example. All channels were simulated to verify the degradation. 15 DFE Tap length change 1 1 3 4 5 6 7 8 9 1 Iteration Time (# of million symbols) 1

Margin with Jitter and IC Jitter and IC implementation loss + Crosstalk + -14dBm/Hz IC noise Receiver Resource: 8 tap FFE + 18 tap DFE 18 15 1 Theoretical margin Result represents high performance design and could degrade more. Noise Margin (db) 9 6 3 6dB Margin Marginal for many cases. Industrial systems need to be robust against alien noise, impulsive noise, etc. Margin with Jitter and IC implementation -3 1 3 4 5 6 7 8 9 1 11 1 13 14 15 16 17 18 19 1 How can they be improved? 7 TYCO Molex 8 INTEL Additions 11

Crosstalk Canceller Sampled Eye Crosstalk cancellation mode ( million iterations) is added at the end of the behavioral simulation. Level Margin was improved by 7dB in this example (CH1, Intel case-3). 35 Similar improvements shown in the previous chart were confirmed for all cases. SNR (db) 3 5 IC Noise Jitter SNR Canceller X-talk 7dB improvement 15 1 DFE Tap length change 1 3 4 5 6 7 8 9 1 11 1 Iteration Time (# of million symbols) 1

Crosstalk Canceller Crosstalk cancellation is possible with 4-lane structure of 4G backplane. 18 Noise Margin (db) 15 1 9 6 3 w/o Crosstalk Canceller With Crosstalk Canceller 6dB Margin -3 1 3 4 5 6 7 8 9 1 11 1 13 14 15 16 17 18 19 1 7 TYCO Molex 8 INTEL Additions More than 6dB improvement can be made with crosstalk canceller. Another ~db improvement can be with optional FEC. 6dB margin is feasible. 13

Summary Performance of 1GBASE-KR is estimated with key IC implementation impairments. - Performance is marginal with the industrial grade backplane channels. - Solution as crosstalk canceller. - Even better margin can be obtained by with optional FEC. - Recommend HSSG to define additional channel bundling parameters to address crosstalk. Therefore, 1GBASE-KR is a good fit as a baseline for 4G system. 14