Teledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing

Similar documents
DisplayPort 1.4 Webinar

DisplayPort Testing Challenges

DisplayPort Compliance Test Update

Tektronix Innovation Forum

DisplayPort Solutions-Customer Presentation

Keysight N5990A-155 Display Port. User Guide

Test Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW

DisplayPort 1.4 and Type-C Compliance/Debug Solution

DisplayPort 1.2 Automated Conformance Test Solutions

Keysight Technologies U7232B/U7232C DisplayPort Electrical Performance Validation and Compliance Software

QPHY-PCIE3 Operator s Manual

QPHY-PCIE (Gen1 and Gen2) Operator s Manual

Keysight U7232E DisplayPort Electrical Performance Validation and Compliance Software

QPHY-10GBase-KR Operator s Manual

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort

QPHY-USB3.1-TX-RX. Instruction Manual

Type-C Technologies and Solutions

PCI Express 4.0. Electrical compliance test overview

Jitter Basics Lab Using SDAIII & Jitter Sim

Addressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰

InfiniBand Trade Association

新一代顯示介面之驗證與測試. Brian Chen 太克科技應用工程師

PCI Express Signal Quality Test Methodology

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software

QPHY-PCIE3-TX-RX Operator s Manual

InfiniBand Trade Association

PCI Express 4.0 Test Solution

Serial ATA International Organization

泰克 2014 年春季创新论坛 数字高清接口 HDMI2.0/DP1.2 的测试挑战以及解决方案

Agilent N5394A DVI Electrical Performance Validation and Compliance Software

Serial ATA International Organization

HDMI Solution. U N Vasudev - Strategic Product Planner

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

QPHY-SFI. Instruction Manual

Comprehensive USB 3.1 Test Suite

Thunderbolt over Type-C Overcoming Test Challenges

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Keysight N8814A 10GBASE-KR Ethernet Backplane Electrical Performance Validation and Conformance

Serial ATA International Organization

LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP

Agilent N5410A Fibre Channel Automated Test Application

QPHY-MIPI-D-PHY. Instruction Manual

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Serial ATA International Organization

Serial ATA International Organization

Validating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner

USB Type-C Design Implementations Overview & Test Solution. Seo Dong-Hyun

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

Keysight N5990A Type-C Extension. User Guide

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

DisplayPort * Interposer Test Fixture

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

Keysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

Keysight Technologies N5394A DVI Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes. Data Sheet

N6468A SFP+ Electrical Performance Validation and Conformance Software

Keysight Technologies N6467A BroadR-Reach Automotive Ethernet Electrical Compliance Application

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Universal Serial Bus Implementers Forum Host High-speed Electrical Test Procedure for LeCroy

Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes

Quick Operating Guide & Use Examples

Unigraf DisplayPort CTS Tools

TekExpress DiiVA Automated Solution

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

USB 3.0 Receiver Compliance Testing

Automotive Ethernet BroadR-Reach

PCI Gen3 (8GT/s) Receiver Test

quantumdata TM 980 DisplayPort HBR3 Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 8.

Agilent N5393B PCI Express Automated Test Application

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

Technical Guide. USB 3.1 xhci-based Certification Platform. USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform.

USB Compliance Test Software for Infiniium Oscilloscopes

N1014A SFF-8431 (SFP+)

Agilent N5393C PCI Express Automated Test Application

Technical Guide. USB 3.1 xhci-based Certification Platform. USB-IF USB 3.1 Peripheral Development Kit: USB3.1 certification Platform.

All you need to know about

802.3cb PMD and Channel. Anthony Calbone 3/14/2016

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Serial ATA International Organization

PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair

Effortless Burst Separation

Compliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK

quantumdata TM 980 DisplayPort Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 5.

R&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Keysight U7231B, U7231C DDR3 and LPDDR3 Compliance Test Application For Infiniium Series Oscilloscopes DATA SHEET

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Universal Serial Bus Implementers Forum Hub Hi-Speed Electrical Test Procedure For Yokogawa DL9240/DL9240L/DL6154

Design Guidelines for Intel FPGA DisplayPort Interface

ADS USB 3.1 Compliance Test Bench

INTERNATIONAL STANDARD

DP RefSink CTS Tool User Manual

IEEE b/g/n WiFi Module. Product Specifications

Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software

Agilent s DisplayPort Solutions

Transcription:

Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without limitation, any expressed or implied warranty of non-infringement, merchantability or fitness for a particular purpose. In no event shall VESA or any member of VESA be liable for any direct, indirect, special, exemplary, punitive, or consequential damages, including, without limitation, lost profits, even if advised of the possibility of such damages. This material is provided for reference only. VESA does not endorse any vendor s equipment, including equipment outlined in this document. DisplayPort Test Implementation Group 1 Teledyne LeCroy MOI Draft1

TABLE OF CONTENTS Teledyne LeCroy MODIFICATION RECORD 3 REFERENCES 5 ACKNOWLEDGEMENTS 5 List of Figures 6 Source PHY Tests (CTS1.2b Section 3) 7 1. Introduction 7 2. Test Pre-test Procedures 7 3. PHY CTS 1.2b Source Testing Overview 7 3.1. EYE Diagram Testing 7 3.2. Non Pre-Emphasis Level Verification Testing 7 3.3. Pre-Emphasis Level Verification and Maximum Differential Pk-Pk Output Voltage 7 3.4. Inter-Pair Skew Test 7 3.11. Non ISI Jitter 7 3.12. Total Jitter (TJ) and Random Jitter (RJ/DJ) 7 3.14. Main Link Frequency 7 3.15. Spread Spectrum Modulation Frequency (if DUT supports SSC) 7 3.16. Spread Spectrum Modulation Deviation (if DUT supports SSC) 7 3.18. Dual-mode TMDS Clock (if DUT supports Dual-mode) 7 3.19. Dual-mode EYE Diagram (if DUT supports Dual-mode) 7 4. Test Objective 8 5. Test Conditions 8 6. Required Equipment for PHY CTS 1.2b Source Testing 9 6.1. LeCroy Oscilloscope (13 GHz or above for testing of all bit rates.) 10 6.2. Software Option Requirements 10 6.3. QualiPHY DP Automation SW 10 6.4. VESA Approved Test Fixtures 11 6.5. Unigraf DPR-100 12 7. DP Source Test Setup 12 8. Connecting to the DUT for testing (Referring to Figure 6) 13 9. Running the DisplayPort Compliance Tests 13 9.1. RBR/HBR/HBR2 Measurements 14 9.1.1. RBR/HBR/HBR2 Measurements if the DUT supports Automation 14 9.1.2. RBR/HBR/HBR2 Measurements without Automation 17 9.1.3. Running Compliance Testing with automation and a switch matrix 18 9.1.4. Viewing, Saving and Reporting RBR/HBR/HBR2 Compliance Test Results 20 9.1.4.1. Viewing RBR/HBR/HBR2 Compliance Test Results 20 9.2. Dual Mode Measurements (For DUTs that support Dual-Mode) 22 9.2.1. Connecting to the DUT for testing (Referring to Figure 8) 22 9.2.2. Dual Mode (DP++) Connection Diagram 22 9.2.3. Dual Mode (DP++) Test Procedure 23 9.2.4. Saving Dual Mode Test Results. 24 9.3. Manchester AUX Channel EYE Test 25 9.3.1. Manchester AUX Channel EYE Test Connection Diagram 25 9.3.2. Manchester AUX Channel EYE Test Connection Procedure 25 9.3.3. Saving AUX Channel EYE Test Results. 26 DisplayPort Test Implementation Group 2 Teledyne LeCroy MOI Draft1

MODIFICATION RECORD April 5, 2016 Updated images to match latest version (8.0.0.x) of the QualiPHY compliance test script February 10 th, 2015 Draft 1 Initial Draft Submitted to VESA Test Implementation Group DisplayPort Test Implementation Group 3 Teledyne LeCroy MOI Draft1

INTRODUCTION This Method of Implementation describes the procedures to perform the DP Source tests as required by the VESA DisplayPort Logo Compliance Program using the Teledyne LeCroy SDA 8 Zi-A Series Serial Data Analyzer Oscilloscopes (or equivalent) by Teledyne LeCroy in conformance with the DP1.2b PHY Compliance Test Specification (CTS). Source tests are required to qualify a Source product or silicon building block for Logo certification and listing on the DP Integrators List. Formally, each test description in the CTS contains the following sections: Test Objective Interoperability statement Test conditions Measurement requirements and Pass/fail criteria This MOI reduces the CTS test description to practice using the specified test equipment and procedures. DisplayPort Test Implementation Group 4 Teledyne LeCroy MOI Draft1

REFERENCES The following documents are referenced in this text: VESA DP PHY CTS Revision 1.2b November 26 th, 2012 This document is available to VESA members via the VESA workzone. ACKNOWLEDGEMENTS The people have contributed to the creation and maintenance of this document: Mike Engbretson (Author/Editor) Granite River Labs (GRL), Inc. Alan Blankman (Contributor) Teledyne LeCroy Inc. Please send feedback on this document to alan.blankman@teledynelecroy.com or contact TeledyneLeCroy s Customer Care Center at 800-5LECROY. DisplayPort Test Implementation Group 5 Teledyne LeCroy MOI Draft1

List of Figures Figure 1: Teledyne LeCroy SDA 8 Zi-A Series, or WaveMaster 8Zi-A series with SDAIII or SDAIII-LinQ and QPHY-DP option... 10 Figure 2: QualiPHY DisplayPort Software... 11 Figure 3: Wilder DP Plug Adapters with 6-pin Low Speed Connectors... 12 Figure 4: LUXSHARE-ICT DP Plug Adaptors... 12 Figure 5: AUX Channel Controller Examples... 12 Figure 6: DUT Connection Example for DP Testing... 13 Figure 7: Running the DP Compliance Application... 14 Figure 8: Configuration Menu Selection... 15 Figure 9: Configuration Menu... 15 Figure 10: Test Selection Menu... 16 Figure 11: Variable Setup Menu... 17 Figure 12: Start the Tests... 17 Figure 13: Enable Automation Unchecked for Manual DUT Control... 18 Figure 14: Configuring for 4 Lane testing using Switch Matrix... 19 Figure 15: 4 Lane test setup using Switch Matrix... 19 Figure 16: Report Generator Window... 20 Figure 17: Report Generator Selection... 21 Figure 18: Wilder AUX Control Board used for Dual Mode Testing... 22 Figure 19: Dual Mode (DP++) Connection Diagram... 22 Figure 20: Dual Mode Tests Selection... 23 Figure 21: Starting Dual Mode Tests... 24 Figure 22: Manchester AUX Channel EYE Setup... 25 Figure 23: Manchester AUX Channel EYE Test Selection... 26 Figure 24: Starting Manchester AUX Channel EYE Tests... 26 DisplayPort Test Implementation Group 6 Teledyne LeCroy MOI Draft1

Source PHY Tests (CTS1.2b Section 3) 1. Introduction This MOI (Method of Implementation) provides the test procedures for testing DisplayPort Source to the DP 1.2b Compliance Test Specification (CTS). The purpose of the document is to provide the approved test equipment, test connections and setup, and procedures for the DP1.2 compliance program. Review and approval of compliance test procedures for DisplayPort is the responsibility of the VESA Test Implementation Subgroup. The test procedures in this document are only the Normative (or required) tests in the DP 1.2b CTS. For informational tests, refer to the test equipment vendor s documentation. 2. Test Pre-test Procedures Prior to making any measurements, the following steps must be taken to assure accurate measurements: Allow a minimum of 20 minutes warm-up time for oscilloscope. Teledyne LeCroy oscilloscope calibrations are valid over a specific temperature range even after a power cycle so the oscilloscope does not have to be re-calibrated before every test device or every day. If using probes, perform the probe calibration defined for the specific probes being used. Make sure you use a torque wrench to make all SMA connections. 3. PHY CTS 1.2b Source Testing Overview This section describes the procedure for testing the DisplayPort Source electrical parameters. This testing is required for all ports on a device under test. The DP electrical parameters are as specified by Section 3 of the PHY CTS 1.2b. The CTS is available to VESA members at www.vesa.org. Teledyne LeCroy offers probing and automation software used for testing DisplayPort, which is used for this procedure. This document covers the following normative PHY CTS 1.2b tests. (Note that version 8.0.0.x of the compliance test software described in this document also performs measurements for the informative tests, 3.5 and 3.10, and measurements on HBR3 signals that as of the publication date of this document are not yet covered by an official compliance test specification.) 3.1. EYE Diagram Testing 3.2. Non Pre-Emphasis Level Verification Testing 3.3. Pre-Emphasis Level Verification and Maximum Differential Pk-Pk Output Voltage 3.4. Inter-Pair Skew Test 3.11. Non ISI Jitter 3.12. Total Jitter (TJ) and Random Jitter (RJ/DJ) 3.14. Main Link Frequency 3.15. Spread Spectrum Modulation Frequency (if DUT supports SSC) 3.16. Spread Spectrum Modulation Deviation (if DUT supports SSC) 3.18. Dual-mode TMDS Clock (if DUT supports Dual-mode) 3.19. Dual-mode EYE Diagram (if DUT supports Dual-mode) 8.1. AUX Manchester Channel EYE Test DisplayPort Test Implementation Group 7 Teledyne LeCroy MOI Draft1

4. Test Objective Refer to the DisplayPort PHY CTS 1.2b for detailed test objectives for each test. Each section of the CTS links back to the DisplayPort 1.2a Standard. 5. Test Conditions The PHY CTS describes in detail the test requirements and algorithms required for meeting the specification. The following table summarizes the test conditions for the tests in the PHY CTS. Test ID RBR (1.62Gb/s) HBR (2.7Gb/s) HBR2 (5.4Gb/s) 3.1 Eye Diagram Test Test Point TP2 TP2 TP3_Eq Pattern PRBS-7 PRBS-7 2520 Bit HBR2 Compliance Eye Pattern Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 Provided by DUT Owner for Passing Condition SW Channel NA NA 0 Length & Worst Case SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.2 Non-Pre-Emphasis Level Test Point TP2 TP2 TP2 Pattern PRBS-7 PRBS-7 80 Bit PLTPAT Swing/Pre-Emphasis /PostCursor2 All/0/0 All/0/0 All/0/0 SSC Both On/Off if DUT Supports Both On/Off if DUT Supports Both On/Off if DUT Supports 3.3.1 Pre-Emphasis Level Maximum Differential Pk-Pk Output Voltage Test Point TP2 TP2 TP2 Pattern PRBS-7 PRBS-7 80 Bit PLTPAT Swing/Pre-Emphasis /PostCursor2 All/All/0 All/All/0 All/All/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.4 Inter-pair Skew Bit Rate Highest Bit Rate Supported Test Point TP2 Pattern PRBS-7 or DUT dependent custom pattern Swing/Pre-Emphasis /PostCursor2 2/0/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.11 Non-ISI Jitter Test Point TP2 TP2 NA Pattern PRBS-7 PRBS-7 NA Swing/Pre-Emphasis /PostCursor2 All/0/0 All/0/0 NA SSC On and Off if DUT Supports On and Off if DUT Supports NA 3.12.1 Total (TJ) and Deterministic (DJ) Jitter Test Point TP2 TP2 TP3_Eq Pattern PRBS-7 PRBS-7 2520 Bit HBR2 Compliance Eye Pattern DisplayPort Test Implementation Group 8 Teledyne LeCroy MOI Draft1

Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 Provided by DUT Owner for Passing Condition SW Channel NA NA 0 Length & Worst Case SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.12.2 HBR2 D10.2 TJ/RJ/DJ Test Point NA NA TP3_Eq Pattern NA NA D10.2 Swing/Pre-Emphasis /PostCursor2 NA NA NA SW Channel NA NA 0 Length & Worst Case SSC NA NA On and Off if DUT Supports 3.14 Main Link Frequency Test Point TP2 TP2 TP2 Pattern D10.2 D10.2 D10.2 Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 2/0/0 SSC On and Off if DUT Supports On and Off if DUT Supports On and Off if DUT Supports 3.15 SSC Modulation Frequency NA if SSC not supported NA if SSC not supported NA if SSC not supported 3.16 SSC Modulation Deviation Test Point TP2 TP2 TP3_Eq Pattern D10.2 D10.2 D10.2 Swing/Pre-Emphasis /PostCursor2 2/0/0 2/0/0 2/0/0 SSC On On On 3.18 Dual Mode TMDS Clock 3.19 Dual Mode Eye Diagram Test Point TP2 Pattern TMDS (Random Output) TMDS Clock Rate 148.5 MHz Table 1 1.2b PHY CTS Source Test Conditions 6. Required Equipment for PHY CTS 1.2b Source Testing The following equipment is required for DisplayPort Source Testing: 1 ea. Teledyne LeCroy WaveMaster 8 Zi-A or SDA 8 Zi-A Oscilloscope (13GHz and above for all tests, 8GHz for RBR and HBR tests) with the following software: o QualiPHY DisplayPort Compliance Test Software 4 ea. SMA Cables (See Section 6.3) o Alternatively, lanes can be tested one or two at a time using 12 SMA cables automated with the Mini-Circuits model USB-4SPDT-A18 RF switch matrix. 1 ea. Wilder, Luxshare-ICT, or equivalent VESA approved DP Test Adapter. o Note: If the DUT supports Dual Mode, then a 6-pin Low Speed Connector is required on the fixture. For Example: Wilder DPI-TPA-P Adapter. This will be used for Dual Mode testing later in this MOI. If Automating Source Testing through AUX Control, use the following. Alternatively, the DUT s Source settings can be set manually. o 1 ea. DP AUX Adapter Board (Wilder DPI-TPA-A for example) with: 2 ea. SMA Cables to connect AUX from Test Adapter to AUX Adapter board. (Some adapters include these cables) o 1 ea. Unigraf DPR-100 1 ea. DP Cable to connect to the DPR-100 to the AUX adapter board 2 ea. High Impedance Probe(For Aux Channel Tests) DisplayPort Test Implementation Group 9 Teledyne LeCroy MOI Draft1

6.1. LeCroy Oscilloscope (13 GHz or above for testing of all bit rates.) A WaveMaster 8 Zi-A series or SDA 8 Zi-A series oscilloscope with 13 GHz oscilloscope is required for performing HBR2 tests. If only RBR and HBR tests are performed, an 8 GHz oscilloscope is required. 6.2. Software Option Requirements The oscilloscope needs the following option codes SDA3 or SDA3-LINQ. This is included on SDA 8 Zi-A series oscilloscopes, but not on WaveMaster 8 Zi-Z. The part number to enable SDA3 option is WM8ZI-SDAIII, which enables single-lane serial data analysis testing. WM8ZI-SDAIII-LINQ can be used, which enables 4 lanes of analysis. EYEDR2. This is required for HBR Worst Case tests. It is not included standard. MANCHESTER-BUS. This enables the Manchester decoder option, which is required for AUX Channel tests. Figure 1: Teledyne LeCroy SDA 8 Zi-A Series, or WaveMaster 8Zi-A series with SDAIII or SDAIII-LinQ and QPHY-DP option 6.3. QualiPHY DP Automation SW The QualiPHY-DisplayPort SW automates all the measurements in the PHY CTS. In two port TBT devices, Reduced Bit Rate (RBR 1.62Gb/s), High Bit Rate (HBR 2.7Gb/s), and High Bit Rate 2 (HBR2 5.4Gb/s). The initial released version of the DP script is 7.6.1.1 DisplayPort Test Implementation Group 10 Teledyne LeCroy MOI Draft1

6.4. VESA Approved Test Fixtures Figure 2: QualiPHY DisplayPort Software The following diagram shows approved test fixtures for DP Source testing as of the writing of this document. Refer to the following website for a full list of approved fixtures: http://www.vesa.org/displayport-developer/certified-components/ Approved Mini-DP Fixtures: Wilder: mdp-tpa-p or RevA DPI-TPA-P with DPI-TPA-A Aux Control Board LUXSHARE-ICT: mdp-tpa-p-5 Approved Standard DP Fixtures: Wilder: DP-TPA-P or RevA mdpi-tpa-p with DPI-TPA-A Aux Control Board LUXSHARE-ICT: DP-TPA-P-5 DisplayPort Test Implementation Group 11 Teledyne LeCroy MOI Draft1

Figure 3: Wilder DP Plug Adapters with 6-pin Low Speed Connectors mdp-tpa-p-5 DP-TPA-P-5 6.5. Unigraf DPR-100 Figure 4: LUXSHARE-ICT DP Plug Adaptors 7. DP Source Test Setup Figure 5: AUX Channel Controller Examples The following diagram shows the connections for mdp DUT, Fixture, Oscilloscope, and AUX Channel controller for automated testing for simultaneous connection of four channels. Connection for standard DP testing will follow the same connection diagram only with the appropriate adapter. DisplayPort Test Implementation Group 12 Teledyne LeCroy MOI Draft1

Figure 6: DUT Connection Example for DP Testing 8. Connecting to the DUT for testing (Referring to Figure 6) 1. Plug X6 Sideband connector from DP Test Adapter (Wilder as an example) into the AUX Adapter board. 2. Connect SMA Cables from the AUX connections on the Test Adaptor to the AUX connections on the AUX Adapter board. 3. Connect the AUX Adapter board to the DP AUX Controller using a standard DP Cable. 4. Connect AUX Controller (DPR-100 as example) to Oscilloscope using a standard USB Cable. Ensure that the driver for the AUX Controller is installed on the oscilloscope s Windows OS. 5. Connect the SMA pairs on the DP test adapter to Scope channels 6. Ensure the DUT is powered. 9. Running the DisplayPort Compliance Tests The following is the recommended test flow for a 2 lane Source that supports all Swing and Pre- Emphasis Levels. The testing is broken up into the following two sub-sections. 1. RBR/HBR/HBR2 Measurements this section takes advantage of the DPCD Control over the AUX channel to capture all waveforms and performs all the required tests for RBR and HBR. It also describes the test procedure if the DUT does not support automation. 2. Dual Mode Measurements this section describes how to put the DUT in a TMDS signaling mode at the proper resolution in order to make the Dual Mode (DP++) compliance measurements. DisplayPort Test Implementation Group 13 Teledyne LeCroy MOI Draft1

9.1. RBR/HBR/HBR2 Measurements This section takes advantage of the DPCD Control over the AUX channel to capture all waveforms and performs all the required tests for RBR and HBR. It is highly desirable to perform these tests with automation due to the number of test conditions that need to be performed. Full automation reduces an engineer s time to execute and removes human error from the DUT setup during testing. However, not all sources support full automation. Thus, both automated and non-automated procedures are outlined below. 9.1.1. RBR/HBR/HBR2 Measurements if the DUT supports Automation If using full automation, execute the RBR/HBR tests as follows: 1. Start DisplayPort App from LeCroy QualiPHY Framework Figure 7: Running the DP Compliance Application 2. Click Edit/View Configuration to select a Template: DisplayPort Test Implementation Group 14 Teledyne LeCroy MOI Draft1

Figure 8: Configuration Menu Selection Figure 9: Configuration Menu 3. Go to Test Selector Tab and select all Main Link, AUX and DP Alt mode tests to perform: DisplayPort Test Implementation Group 15 Teledyne LeCroy MOI Draft1

Figure 10: Test Selection Menu 4. Next, go to variable setup tab. 5. To setup Automation using DPR-100: - Scroll to the TX Automation folder and change Tx Automation to DPR-100 - Key in the 40 digit key from label on DPR-100 to DPR License Key field. (Note: if the DPR-100 does not include the label, contact Unigraf to purchase a license.) - Enter the COM PORT number for DPR-100 COM Port, which can be found in Device Manager. DisplayPort Test Implementation Group 16 Teledyne LeCroy MOI Draft1

6. Close the dialog and hit the Start button Figure 11: Variable Setup Menu Figure 12: Start the Tests 9.1.2. RBR/HBR/HBR2 Measurements without Automation If using DUT vendor specific tool for controlling Data Rate, Swing, and Pre-Emphasis Levels, follow this procedure: 1. Follow all the steps in the previous section with the exception of Step 5. In the Variable Setup tab, change Tx Automation to None DisplayPort Test Implementation Group 17 Teledyne LeCroy MOI Draft1

Figure 13: Enable Automation Unchecked for Manual DUT Control 2. When running without automation, the DisplayPort SW will prompt you with DisplayPort DUT Settings dialogs when a DUT change needs to occur. 3. Set DisplayPort DUT s Bit rate, Swing, Pre-emphasis, PostCursor2, Test Pattern, and SSC values as requested in the application. 4. After entering the proper setting on the DUT Control SW, Press OK on the application. 5. After the first set of waveforms are captured and analyzed on all channels, another DisplayPort DUT Settings dialog will appear asking you to setup the DUT for the next waveform. 6. Alternate between the DUT Control SW and the LeCroy dialog until all requested waveforms are captured and analyzed. It will take approximately half a day to capture and analyze all waveforms needed for RBR/HBR/HBR2 Compliance. 7. Continue to Section 9.1.4 to save and report results. 9.1.3. Running Compliance Testing with automation and a switch matrix If using a switch matrix, all four channels can be tested with the same setup. In the Variables dialog shown below, (Lane Setup folder), select Number of Lanes = 4. The DUT Configuration Menu and Test Setup using a switch matrix is shown below. The switch is a 4 x 2-to-1 switch..named A,B,C,D with the following connections: A is paired with lane0+ and Lane2+ B is paired with lane0- and lane2- C is paired with lane1+ and Lane3+ D is paired with Lane1- and Lane3- Note: that when using this configuration that Lane0/Lane1 and Lane2/Lane3 Interpair Skew can be measured directly, however Lane0/Lane2 Skew can be derived by the following equation: lane0/lane2 Interpair Skew = lane0/lane1 Skew + lane1/lane2 Skew. DisplayPort Test Implementation Group 18 Teledyne LeCroy MOI Draft1

Figure 14: Configuring for 4 Lane testing using Switch Matrix Figure 15: 4 Lane test setup using Switch Matrix DisplayPort Test Implementation Group 19 Teledyne LeCroy MOI Draft1

9.1.4. Viewing, Saving and Reporting RBR/HBR/HBR2 Compliance Test Results All collected results must be stored and archived for references and reporting results for the VESA Compliance program. 9.1.4.1. Viewing RBR/HBR/HBR2 Compliance Test Results 1. When all tests are completed, the report will be saved to the pre-selected format of your choice. Figure 16: Report Generator Window 2. Report Generator can also be brought up from main QualiPHY Window: o o Click General Setup Go to Report Tab and Click Report Generator DisplayPort Test Implementation Group 20 Teledyne LeCroy MOI Draft1

Figure 17: Report Generator Selection DisplayPort Test Implementation Group 21 Teledyne LeCroy MOI Draft1

9.2. Dual Mode Measurements (For DUTs that support Dual-Mode) This section describes the procedure for running Dual Mode Display Port (DP++) tests as called out in Sections 3.18 and 3.19 of the DP1.2b CTS. This procedure is implemented using the same setup as in Figure8 with a fixture that is configured for Dual Mode testing. 9.2.1. Connecting to the DUT for testing (Referring to Figure 8) In this example, the Wilder AUX adapter needs to be changed to the correct jumper settings for Dual Mode testing. The following figure shows the correct jumper settings. Wilder AUX Controller Board Dual Mode Test Jumper Location Figure 18: Wilder AUX Control Board used for Dual Mode Testing 9.2.2. Dual Mode (DP++) Connection Diagram Figure 19: Dual Mode (DP++) Connection Diagram DisplayPort Test Implementation Group 22 Teledyne LeCroy MOI Draft1

9.2.3. Dual Mode (DP++) Test Procedure The following procedure is to be used for Dual Mode testing. 1. Follow same procedure as 9.1 to bring up DisplayPort Application from QualiPHY Framework but make sure you select Dual Mode Tests from Test Selector Tab: Figure 20: Dual Mode Tests Selection 2. Close the dialog and hit the Start button. DisplayPort Test Implementation Group 23 Teledyne LeCroy MOI Draft1

9.2.4. Saving Dual Mode Test Results. Figure 21: Starting Dual Mode Tests Refer to Section 9.1.4 on details of saving the project and report results. DisplayPort Test Implementation Group 24 Teledyne LeCroy MOI Draft1

9.3. Manchester AUX Channel EYE Test 9.3.1. Manchester AUX Channel EYE Test Connection Diagram Figure 22: Manchester AUX Channel EYE Setup 9.3.2. Manchester AUX Channel EYE Test Connection Procedure The following procedure is to be used for Manchester AUX Channel EYE testing. 1. Follow same procedure as 9.1 to bring up DisplayPort Application from QualiPHY Framework but make sure you select AUX Channel Test from Test Selector Tab: DisplayPort Test Implementation Group 25 Teledyne LeCroy MOI Draft1

Figure 23: Manchester AUX Channel EYE Test Selection 2. Close the dialog and hit the Start button. Figure 24: Starting Manchester AUX Channel EYE Tests 9.3.3. Saving AUX Channel EYE Test Results. Refer to Section 9.1.4 on details of saving the project and report results. DisplayPort Test Implementation Group 26 Teledyne LeCroy MOI Draft1