Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

Similar documents
Connector Models Are They Any Good?

Connector Models Are they any good?

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

PCI Express Gen 4 & Gen 5 Card Edge Connectors

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable

Board Design Guidelines for PCI Express Architecture

Understanding 3M Ultra Hard Metric (UHM) Connectors

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Workshop 3-1: Coax-Microstrip Transition

PCI Express Electrical Basics

Advances in Measurement Based Transient Simulation

A simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

Agilent USB3, Slide - 1. Agilent. USB3 Test Fixture Characterization. 10 MHz to 20 GHz March 12,

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDGE CARD APPLICATION DESIGN GUIDE

RClamp0522P RClamp0524P

SPICE Model Validation Report

DisplayPort 1.4 Webinar

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Agilent Technologies Advanced Signal Integrity

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Integrating ADS into a High Speed Package Design Process

High Speed and High Power Connector Design

Practical Implementation of a Sequential Sampling Algorithm for EMI Near-Field Scanning

Agenda TDR Measurements Using Real World Products

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s

ADS USB 3.1 Compliance Test Bench

SFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features

Lecture 2: Introduction

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.

AirMax VSe High Speed Backplane Connector System

19. VITA 57.1 FMC HPC Connector

Hybrid Couplers 3dB, 90º Type PC2025A2100AT00

A Proposed Set of Specific Standard EMC Problems To Help Engineers Evaluate EMC Modeling Tools

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide

A novel method to reduce differential crosstalk in a highspeed

RF Characterization Report

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

RClamp0524PA RClamp0522P

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Bergstak 0.80mm Pitch Product Presentation

Type-C Technologies and Solutions

PCIe Electromechanical Updates Yun Ling Intel Corporation

Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper

Revolutionary High Performance Interconnect Which Maximizes Signal Density

Modeling of Connector to PCB Interfaces. CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH

PCI Express 4.0. Electrical compliance test overview

Fast Electromagnetic Modeling of 3D Interconnects on Chip-package-board

Product Specification

Additional Trace Losses due to Glass- Weave Periodic Loading. Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems

Lecture 10. Vector Network Analyzers and Signal Flow Graphs

Crosstalk Measurements for Signal Integrity Applications. Chris Scholz, Ph.D. VNA Product Manager R&S North America

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

Agilent Bead Probe Technology

for Summit Analyzers Installation and Usage Manual

APPLICATION SPECIFICATION. 1 of 33 J (r/a header, r/a receptacle, vertical header, vertical receptacle TABLE OF CONTENTS 1. OBJECTIVE...

Package on Board Simulation with 3-D Electromagnetic Simulation

RClamp TM 0504M RailClamp Low Capacitance TVS Diode Array PRELIMINARY Features

5 GT/s and 8 GT/s PCIe Compared

Channels for Consideration by the Signaling Ad Hoc

Powerful features (1)

PI2EQX6804-ANJE Four-lane SAS/SATA ReDriver Application Information May 13, 2011

802.3cb PMD and Channel. Anthony Calbone 3/14/2016

3M TM VCP TM Package Stripline Two Port Characterization. David A. Hanson Division Scientist 3M Microelectronic Packaging

PCI Express 3.0 Testing Approaches for PHY and Protocol Layers

XPort Direct+ NC Addendum

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Differential Return Loss for Annex 120d Addressing to Comments i-34, i-74, i-75

Open NAND Flash Interface Specification: NAND Connector

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Advanced Mezzanine Card (AMC) Connector Routing. Report # 26GC011-1 September 21 st, 2006 v1.

100BASE-T1 EMC Test Specification for ESD suppression devices

Board Mount Connector Footprint Design Process

DesignCon Impact of Probe Coupling on the Accuracy of Differential VNA Measurements

RClamp0502B. Ultra-Low Capacitance TVS for ESD and CDE Protection. PROTECTION PRODUCTS - RailClamp Description. Features. Mechanical Characteristics

ExaMAX HIGH-SPEED BACKPLANE SYSTEMS

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

White Paper. Lightweight Connectors for Demanding Applications. June by Brad Taras Product Manager Cinch Connectivity Solutions

What s New in HyperLynx 8.0

Impact of Embedded Capacitance on Test Socket and Test Board Performance Michael Giesler, 3M, Alexander Barr, 3M Yoshihisa Kawate,

ELECTRICAL SPECIFICATIONS**

SAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard r0 SAS-2 Channel Modeling 1

Transcription:

Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Connector Models - Brief History Connector models started as simple lumped element models Evolved into distributed models including coupling Multiport microwave network simulation [S] Increased adoption of deembedded measurements for correlation 70 s - 80 s 80 s to 90 s 90 s to present 00 s to present

Connector Models From Simulation For this study, we consider a high density, open pin field array connector SEARAY SEAM/SEAF Series Up to 10 rows, 50 pins/row on.050 pitch (500 pins) Typically used in an offset GGSSGG pattern G GS SG GS SG G S SG GS SG GS S

Typical Development Process Mechanical Design using Solidworks beam design, wipe, tolerances, manufacturing, plating, assembly, SI 3D Model cleanup Knurl removal, void removal, etc. Simulation in full wave tool (CST Microwave Studio, HFSS) Model import, port setup, material definition, meshing No Interpretation of results Is it good enough? Yes End Beer drinking and celebration

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Geometry capture

Connector Models From Simulation What could possibly go wrong? Meshing Material parameters Port setup Coupled ports waveguide or discrete? Absorbing or perfect BC? Geometry capture Air voids? No data here just need Reference plane location? skill with the Footprint effects? full wave tools

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Connector Models From Measurement Frequency Domain Differential Application - Insertion Loss Differential Application - FEXT 0 0-1 Insertion Loss (db) -2-3 -4-5 -6-7 Optimal Horizontal Optimal Vertical High Density Vertical Far-End Crosstalk (db) -20-40 -60-80 SEAM147,157_SEAF107,117 SEAM147,157_SEAF126,136 SEAM147,157_SEAF145,155-8 0 2 4 6 8 10 12 14 16 18 20-100 0 2 4 6 8 10 12 14 16 18 20 Frequency (GHz) Differential Application - NEXT Frequency (GHz) 0 Near-End Crosstalk (db) -20-40 -60-80 SEAM147,157_SEAM107,117 SEAM147,157_SEAM126,136 SEAM147,157_SEAM145,155-100 0 2 4 6 8 10 12 14 16 18 20 Frequency (GHz)

Connector Models From Measurement Time Domain (Post processing) 130 Differential Application - Impedance vs. Risetime 140 Differential Application - Impedance Impedance (Ohms) 120 110 100 90 Impedance (ohms) 130 120 110 100 90 30 psec 50 psec 100 psec 250 psec 500 psec 80 0.3 0 50 100 150 200 250 300 350 400 450 500 Risetime (psec) Differential Application - NEXT 80 0.8 1.00 1.25 1.50 1.75 2.00 2.25 2.50 2.75 3.00 Time (nsec) Differential Application - FEXT Crosstalk (%) 0.2 0.1 0.0 30 psec 50 psec 100 psec 250 psec 500 psec Crosstalk (%) 0.6 0.4 0.2 30 psec 50 psec 100 psec 250 psec 500 psec -0.1 0.0-0.2 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 Time (nsec) -0.2 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 Time (nsec)

Connector Models From Measurement What could possibly go wrong? Test board footprint (aka geometry capture) Insertion depth Soldering/attachment Calibration

Connector Models From Measurement What could possibly go wrong? Test board footprint (aka geometry capture) Insertion depth Soldering/attachment Calibration * Note the data on the following three slides is for a 2 row FT5/FS5 Series connector. It is the only data that is not for the 16mm array SEAM/SEAF Series. Case 1 inboard via Case 2 outboard via

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is for a 2 row FT5/FS5 Series connector. It is the only data that is not for the 16mm array SEAM/SEAF Series.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is for a 2 row FT5/FS5 Series connector. It is the only data that is not for the 16mm array SEAM/SEAF Series.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is for a 2 row FT5/FS5 Series connector. It is the only data that is not for the 16mm array SEAM/SEAF Series.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration Fully Mated * Note the data on this slide is for a 2 row FT5/FS5 Series connector. It is the only data that is not for the 16mm array SEAM/SEAF Series. Shift 19.7 mils

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on this slide is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration Middle of Pad Edge of Pad * Note the data on the following three slides is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on the following three slides is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on the following three slides is derived from simulation.

Connector Models From Measurement What could possibly go wrong? Test board footprint Insertion depth Soldering/attachment Calibration * Note the data on the following three slides is derived from simulation.

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post Processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Correlation How well do the measurements match the simulation? Good?

Correlation How well do the measurements match the simulation? So so?

Correlation How well do the measurements match the simulation? Not too shabby?

Correlation How well do the measurements match the simulation? Not too shabby?

Correlation How well do the measurements match the simulation? Solid B work?

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Model Quality Factor Model correlation can be quantified to avoid qualitative judgment ( not too shabby of a match ) Method 1 Model Quality Factor (MQF) championed by Intel Requires the computation of areas under a curve Big xx good correlation Small xx poor correlation MQF = log 10 x 1 x 2 xx= Model Quality Factor for impedance, insertion loss and crosstalk x 1 = reference area x 2 = area between measured and simulated curves

Model Quality Factor Impedance MQF = 0.15 MQF = log 10 x 1 x 2 X1- reference area X2- area between curves

Model Quality Factor Insertion Loss MQF = 0.43 Insertion Loss is computed as the Time Domain transmission MQF = log 10 x 1 x 2 X1 reference area X2 area between curves

Model Quality Factor Near End Crosstalk (NEXT) MQF = 0.85 NEXT is computed in the Time Domain MQF = log 10 x 1 x 2 X1 reference area X2 area between curves

MQF Observations MQF does change with Rise Time The Time Domain waveforms were computed using [S] and Agilent ADS 2011.05, and the output depends on the input MQF is computed over the region of interest Time window span impacts MQF and is defined in the document

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Feature Selective Validation Feature Selective Validation (FSV) is a method with three components: Amplitude Difference Measure (ADM) Absolute difference between two data sets Feature Difference Measure (FDM) Calculate the first derivative of the data sets to accentuate the change or features in the data Global Difference Measure (GDM) is the geometric mean of ADM and FDM. GDM is the overall quality metric. Small values of ADM, FDM and GDM means good correlation while high values mean poor correlation (opposite of MQF) Numeric values of XDM are mapped to qualitative terms (Excellent, Very Good, Good, Fair, Poor, Very Poor)

FSV Insertion Loss Step response vs Time Voltage (V) Time (sec.)

FSV NEXT NEXT vs Time NEXT (V) Time (sec.)

FSV Impedance Impedance (ohm) Impedance vs Time Time (sec.)

Additional Work on Impedance and Calibration The reference impedance of a TRL/M measurement is the line standard impedance This means the measured connector impedance can shift depending on the calibration standards Consider an experiment where we adjust the simulated impedance based on the measured calibration standards

Real World Board Effects The approach add Real World board effects to simulated response: Simulate the connector as usual and obtain [S] Using ADS, add 46 ohm transmission line elements to [S]; these represent the actual measured trace values from the test boards Measure the line standards using an SOLT calibration note that these are not 50 ohms Perform an external TRL/M calibration using Matlab to remove the 46 ohm transmission line elements on [S] Use this re compiled simulation data and compare to the measured data [S simulation ] = [S s ] Add imperfect PCB effects [Sb1], [Sb2] [Sb1] [Ss] [Sb2] Obtain [S] for the TRL/M calibration standards Use Matlab implementation of TRL/M algorithm to deembed [Sb1], [Sb2] Compute Z from [SS ]

Real World Board Effects Applying Real World imperfections of test boards result in much better impedance match

FSV Impedance

Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing, The Correlation Model Quality Factor Feature Selective Validation Channel Simulation Conclusions

Channel Simulation Setup In the channel simulation, ADS includes the Tx and Rx package models which are released by PCI SIG.org, as defined by the PCI Express Base Specification, Rev 3.0 for 8.0 GT/s channel compliance testing A variable length interconnect trace segment on the source adapter, with and without a 200 nf capacitor A variable length interconnect trace segment on the target adapter A Samtec SEAM RA/SEAF RA SEARAY Series connector touchstone S parameter model

Setup

The Performance

The Performance

References MQF Intel Corporation, Intel Connector Model, Quality Assessment Methodology, September 2011 http://www.intel.com/content/www/us/en/architecture andtechnology/intel connector model paper.html FSV Universitat Politecnica De Catalunya, FSV downloadable code www.upd.edu/web/gcem A.P. Duffy, A.J.M. Martin, A Orlandi, G Antonini, T.M. Benson, M.S. Woolfson, "Feature Selective Validation (FSV) for validation of computational electromagnetics (CEM). Part I The FSV method", IEEE Trans. on Electromagn. Compatibility, Vol 48, No 3, Aug 2006, pp 449 459.

Conclusion Measured and modeled connector models can have a high degree of correlation provided test fixture artifacts are properly accounted for We introduced two different metrics for model correlation: MQF Model Quality Factor FSV Feature Selective Validation Samtec has developed a PCIe Gen 3 analysis suite with ADS Includes FIR, CTLE and DFE equalization as per PCIe Gen 3 Batch simulation and parameter sweeps are used to select the optimum equalization settings Tx and Rx effects (jitter, package parasitics) are included in the suite