HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner

Similar documents
HFSS Solver On Demand for Package and PCB Characterization Using Cadence. Greg Pitner

Electromagnetics. R14 Update. Greg Pitner ANSYS, Inc. February 24, 2012

Advanced SI Analysis Layout Driven Assembly. Tom MacDonald RF/SI Applications Engineer II

HFSS 14 Update for SI and RF Applications Markus Kopp Product Manager, Electronics ANSYS, Inc.

Package on Board Simulation with 3-D Electromagnetic Simulation

Optimization of Modern Memory

Solving the challenges posed by Chip/Package/Board Co-Design

Enabling SI Productivity Part 2. Venkatesh Seetharam Aaron Edwards

Layer Stackup Wizard: Intuitive Pre-Layout Design

ANSYS HFSS: Layout Driven Assembly in ANSYS Electronics Desktop

ANSYS, Inc. March 3, 2016 PCB 板极电热耦合分析及对电子设备热设计的影响

Allegro Sigrity SI Streamlining the creation of high-speed interconnect on digital PCBs and IC packages

Modern Memory Interfaces (DDR3) Design with ANSYS Virtual Prototype approach

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

Board Design Guidelines for PCI Express Architecture

Realize Your Product Promise. DesignerRF

designs with signals operating in the multi-gigahertz (MGH) frequency range. It

Simulation and Modeling for Signal Integrity and EMC

ALLEGRO PCB SI 630 DATASHEET VIRTUAL PROTOTYPING ENVIRONMENT FOR DESIGNS WITH MULTI-GIGAHERTZ SIGNALS THE ALLEGRO SYSTEM INTERCONNECT DESIGN PLATFORM

SPISim1. SPISim Modeling Suite. IBIS, IBIS-AMI model generation and general modeling

Using IBIS-AMI in the Modeling of Advanced SerDes Equalization for Serial Link Simulation

AXIEM EM Simulation/Verification of a Cadence Allegro PCB

OrCAD for Education Program

Workshop 3-1: Coax-Microstrip Transition

Creating Xnets for Resistor Packs in Allegro PCB Editor. Product Version SPB16.6 April 2, 2014

Integrating ADS into a High Speed Package Design Process

Chip/Package/Board Interface Pathway Design and Optimization. Tom Whipple Product Engineering Architect November 2015

Implementing Multi-Gigabit Serial Links in a System of PCBs

How to Simplify PCB Design

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

HFSS 3D Components. Steve Rousselle, ANSYS. Build, Share, Conquer Release. Release ANSYS, Inc.

Proposal for modeling advanced SERDES

SPISim StatEye/AMI User s Guide

Schematic/Design Creation

SmartSpice Analog Circuit Simulator Product Update. Yokohama, June 2004 Workshop

SerDes Channel Simulation in FPGAs Using IBIS-AMI

A Beginner s Guide to SerDes and AMI Modeling. Todd Westerhoff, SiSoft Corey Mathis, MathWorks

OrCad & Spice Tutorial By, Ronak Gandhi Syracuse University

APDS Wizard v4 for Nexxim/Designer 4.0 Specially optimized for DDR2/3 SI. Ansoft Korea Team

What s New in HyperLynx 8.0

Virtuoso System Design Platform Unified system-aware platform for IC and package design

A New Method For Developing IBIS-AMI Models

HFSS 14 Update for SI and RF Applications. Presenter: Senior Application Engineer Jeff Tharp, Ph.D.

Pessimism removal in a system analysis of a 28Gbps SERDES link

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Altium Designer Functional Areas

OrCAD & Allegro V Comparaison des produits PCB Designer

Parag Choudhary Engineering Architect

OrCAD Oriented Pre-Simulation. Addi Lin

TUTORIAL II ECE 555 / 755 Updated on September 11 th 2006 CADENCE LAYOUT AND PARASITIC EXTRACTION

Ansys Designer RF Training Lecture 2: Introduction to the Designer GUI

Getting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.

Electrical optimization and simulation of your PCB design

Introduction Creating a Project Footprint Design

Building IBIS-AMI Models for DDR5 Applications. Todd Westerhoff, SiSoft

Concerns when applying Channel Simulation to DDR4 Interface

Simulation Advances for RF, Microwave and Antenna Applications

HFSS for ECAD: Package Modeling, MMIC and on-die extraction

Realize Your Product Promise. Icepak

PCB Design Tools User Guide

Leveraging IBIS Capabilities for Multi-Gigabit Interfaces. Ken Willis - Cadence Design Systems Asian IBIS Summit, Shanghai, PRC November 13, 2017

IBIS and Power Delivery Systems

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Allegro Design Authoring

Lecture 1 Introduction and Basic Usage Simplorer v2014

Introduction to AWR Design Flow and New Features for V10

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

Doing SI, PI, EMC right first time

Advances in Measurement Based Transient Simulation

Addressing the Power-Aware Challenges of Memory Interface Designs

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

Modeling and Simulation for Multi- Gigabit Interconnect System

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

FlowCAD Schweiz AG. Tel. +41 (0) Fax +41 (0) OrCAD Professional. Allegro Designer. OrCAD Standard

Optimal Management of System Clock Networks

Signal Integrity Analysis

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Status Report IBIS 4.1 Macro Working Group

PSpice Simulation Using isppac SPICE Models and PAC-Designer

Orcad Layout Plus Tutorial

Vertical Conductive Structures

ADS USB 3.1 Compliance Test Bench

Validating and Using IBIS Files

OrCAD Lite Products Reference

IBIS = Input / Output Buffer Information Specification

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Cadence FPGA System Planner technologies are available in the following product offerings: Allegro FPGA System Planner L, XL, and GXL

EE 210 Lab Assignment #2: Intro to PSPICE

Building Gigabit Interfaces in Altera Transceiver Devices

Serial Link Analysis and PLL Model

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Interconnect Solutions for Semiconductor Designs

Intel Quartus Prime Standard Edition User Guide

Model Connection Protocol extensions for Mixed Signal SiP

Modeling of Connector to PCB Interfaces. CST User Group Meeting, September 14, 2007 Thomas Gneiting, AdMOS GmbH

W5100 Layout Guide version 1.0

Virtuoso Custom Design Platform GXL. Open Database. PDKs. Constraint Management. Customer IP

IBIS-ATM Update: SerDes Modeling and IBIS

FlowCAD Schweiz AG. Tel Fax STANDARD PROFESSIONAL ALLEGRO. Licensing httpfloating Networked License

Transcription:

HFSS Solver-On-Demand for Package and PCB Characterization Using Cadence Greg Pitner 1 ANSYS, Inc. September 14,

Problem Statement Usually SI engineers extract only the package or the pcb due to the trade-offs between capacity and simulation time For high speed channels, it is important to combine the package and pcb to capture the transitions in 3D Merging multi-layer package and pcb in 3D can be cumbersome 2 ANSYS, Inc. September 14,

Agenda Introduce HFSS in Cadence a HFSS Solver on Demand Technology Demonstrate ease of use of HFSS in Cadence for high speed I/O analysis using Xilinx Virtex6 package and pcb Exhibit the macro modeling ability within Designer through Network Data Explorer Demonstrate the new IBIS AMI importer which streamlines usage of IBIS AMI driver/receiver models Evaluate high speed channel performance with IBIS AMI driver/receiver models through eye diagrams 3 ANSYS, Inc. September 14,

HFSS in Cadence Enables More Robust 3D Investigation Today, we will show the advances that we have made in our Solver on Demand capabilities which enable The solving of larger 3D models to determine optimal performance The ability to add and solve manufacturing variations to the 3D model + = 4 ANSYS, Inc. September 14,

HFSS in Cadence Automation and Ease of Use Select nets of interest Signal, Power and Ground Draw extents to export selected portions of package or pcb Create ports on signal nets Specify HFSS solution setup Specify HFSS airbox extents 5 ANSYS, Inc. September 14,

HFSS in Cadence Package - Select Nets and Determine Extents 6 ANSYS, Inc. September 14,

HFSS in Cadence Package - Automatic Port Creation 7 ANSYS, Inc. September 14,

HFSS in Cadence Package - Airbox Extents and HFSS Solution Setup 8 ANSYS, Inc. September 14,

Package Model in Designer 2D Layout View Stackup Editor 9 ANSYS, Inc. September 14,

HFSS in Cadence Board - Select Signals and Draw Extents 10 ANSYS, Inc. September 14,

HFSS in Cadence Board - HFSS Solve Settings 11 ANSYS, Inc. September 14,

Board Model in Designer 2D Layout View Stackup Editor 12 ANSYS, Inc. September 14,

Create PCB Ports in Designer Select Trace Edges in Layout Automatically creates coupled waveport 13 ANSYS, Inc. September 14,

Merge Package on to PCB Package placement layer and position can be specified in the Footprint Package stackup is independent of the PCB Package layout is now a sub-circuit of the board cutout 14 ANSYS, Inc. September 14,

Merged Package and PCB Cutouts 2D Layout View 3D Layout View 15 ANSYS, Inc. September 14,

Analyze Model from Designer (HFSS Solver-on-Demand) 17 ANSYS, Inc. September 14,

Export to 3D HFSS Model from Designer 18 ANSYS, Inc. September 14,

Differential Insertion and Return Loss Insertion Loss Return Loss 19 ANSYS, Inc. September 14,

Agenda Introduce HFSS in Cadence a HFSS Solver on Demand Technology Demonstrate ease of use of HFSS in Cadence for high speed I/O analysis using Xilinx Virtex6 package and pcb Exhibit the macro modeling ability within Designer through Network Data Explorer Demonstrate the new IBIS AMI importer which streamlines usage of IBIS AMI driver/receiver models Evaluate high speed channel performance with IBIS AMI driver/receiver models through eye diagrams 20 ANSYS, Inc. September 14,

Macro-modeling Functionality New functionality for the SI market HFSS Q3D Network Data Explorer State-space fitting Passivity enforcement Passivity checker S-parameter visualization S-matrix reduction Macro-model generation Circuit Simulation Designer Simplorer Other SIwave Designer Measured Data State-space Simplorer Spectre HSPICE PSPICE 21 ANSYS, Inc. September 14,

Network Data Explorer 22 ANSYS, Inc. September 14,

Network Data Explorer The S-Parameter data can be converted to a macro model for use with circuit simulation in multiple formats: New! Advanced features Default (fast but memory intensive) Use perturbation when s-parameter model has many ports (>10) 23 ANSYS, Inc. September 14,

IBIS AMI AMI stands for Algorithmic Modeling Interface It allows users to specify their own transmitter and receiver models as C- interface compiled libraries Designer supports Matlab as well as compiled DLLs faster signal processing algorithms intellectual property protection Mainly used in convolution (fast) transient engines for channel simulation Designed to be used with fixed time step data Introduced in IBIS 5.0 specs http://eda.org/pub/ibis/ver5.0/ver5_0.txt IBIS stand for I/O Buffer Information Specification ; high-level buffer specification for circuit modeling In these specs the library is specified inside the IBIS wrapper and the interface is called IBIS- AMI In fact, AMI concept is independent of IBIS 24 ANSYS, Inc. September 14,

New AMI Import Process Import from.ibs file or specific.ami file directly 25 ANSYS, Inc. September 14,

New AMI Import Process 26 ANSYS, Inc. September 14, Automatically fill out fields for.dll and.so models Test button runs IBIS committee parser and reports pass/fail Advanced option used to set up models with non-standard behavior

I obe I urce AMI Source ID=26 R149 Port3 Port11 R150 Port4 Port12 R151 50 Port5 Port13 R157 50 R152 50 Port6 Port14 R158 50 Imported R153 50 Component 50 Port7 Port15 R159 Tx R154 50 50 Port8 Port16 R155 R156 R160 50 50 50 50 0 0 2 Rx ID=32 R9 50 0 ID=192 28 ANSYS, Inc. September 14, AMI model parameters can be sweep able component parameters upon import

AMI Probe AMI Source Schematic and Setup for AMI Analysis ID=26 R149 R150 R15150 R15250 R15350 R15450 50 Port1 Port2 Port3 Port4 Port5 Port6 Port7 Port8 Port9 Port10 Port11 Port12 Port13 Port14 Port15 Port16 R155 R156 R157 50 R158 50 R159 50 R160 50 50 1 2 R6 ID=32 R9 50 50 0 50 50 0 0 Pkg on PCB model from HFSS Solver on Demand 15 inches long stripline differential pair from Designer library Makes use of GPU card 29 ANSYS, Inc. September 14,

Eye Opening Before Receiver 30 ANSYS, Inc. September 14,

Eye Opening After Receiver DFE 31 ANSYS, Inc. September 14,

Conclusions HFSS in Cadence enables SI engineers to setup and solve package and pcb models in 3D using HFSS Designer provides a complete framework to Import ready to solve models from third party layout Enables HFSS Solver on Demand to solve HFSS models Check for passivity and causality to determine quality of S parameters and W elements Enforce passivity and causality on S parameters and W elements Greatly simplify the reading and execution of AMI models for transmitter and receivers through the new AMI importer Validate channel performance with statistical eye diagrams and various eye measurements HFSS in Cadence (a Solver on Demand feature) greatly enhances productivity of an SI engineer 32 ANSYS, Inc. September 14,