Scheme G. Sample Test Paper-I

Similar documents
Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Hours / 100 Marks Seat No.

Hours / 100 Marks Seat No.

END-TERM EXAMINATION

DE Solution Set QP Code : 00904

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

Injntu.com Injntu.com Injntu.com R16

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

R10. II B. Tech I Semester, Supplementary Examinations, May

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

Digital logic fundamentals. Question Bank. Unit I

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

Code No: R Set No. 1

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

VALLIAMMAI ENGINEERING COLLEGE

(ii) Simplify and implement the following SOP function using NOR gates:

UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

Code No: R Set No. 1

VALLIAMMAI ENGINEERING COLLEGE

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

Code No: 07A3EC03 Set No. 1


INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Code No: R Set No. 1

Scheme I. Sample Question Paper

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

DIGITAL ELECTRONICS. P41l 3 HOURS

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Philadelphia University Student Name: Student Number:

DIGITAL ELECTRONICS. Vayu Education of India

1. Mark the correct statement(s)

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

10EC33: DIGITAL ELECTRONICS QUESTION BANK

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

R07

D I G I T A L C I R C U I T S E E

CS/IT DIGITAL LOGIC DESIGN

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

APPENDIX A SHORT QUESTIONS AND ANSWERS

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

Computer Architecture: Part III. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

COPYRIGHTED MATERIAL INDEX

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

1. Draw general diagram of computer showing different logical components (3)

Question Total Possible Test Score Total 100

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

Model EXAM Question Bank

Number Systems UNIT. Learning Objectives. 1.0 Introduction

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Systems Programming. Lecture 2 Review of Computer Architecture I

Digital Logic Design Exercises. Assignment 1

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

Computer Logical Organization Tutorial

QUESTION BANK FOR TEST

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Lesson Plan (Odd Semester) Name of the Faculty: Rakesh Gupta

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

Written exam for IE1204/5 Digital Design Thursday 29/

ECE 2030D Computer Engineering Spring problems, 5 pages Exam Two 8 March 2012

R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

Old Question Papers of PGDCA 1 st Semester H.K. Hi-Tech (College of IT & Management) H.K. Hi-Tech College of IT & Management

Computer Organization

1. What is y-chart? ans: The y- chart consists of three domains:- behavioral, structural and geometrical.

GATE CSE. GATE CSE Book. November 2016 GATE CSE

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

EE 109L Review. Name: Solutions

Chapter 4. Combinational Logic

Applied Mathematics [AMT] S.Y. Diploma : Sem. III [CO/CM/IF/CD]

Digital System Design with SystemVerilog

Ripple Counters. Lecture 30 1

Microcomputers. Outline. Number Systems and Digital Logic Review

Combinational Circuits

ELCT 501: Digital System Design

CMOS LOGICOS SERIE 4000

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

Department of Computer Science University of Peshawar UNDERGTRADUATE CURRICULUM BCS

Transcription:

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable data if necessary. 5. Preferably, write the answers in sequential order. Q1. Attempt any THREE of the following. 09 Marks a. Write truth table of Substractor. b. Find Binary multiplication of (110101) 2 * (101001) 2 c. Implement following expression using MUX. F(A,B,C,D) = Ʃm (1,2,3,5,7,9,12) d. Draw the circuit diagram of CMOS NOT gate. Q2. Attempt any TWO of the following. 08 Marks a. State and prove De-Morgan s theorem. b. Find BCD subtraction using 10 s compliment for the following. 1. (95) 10 (62) 10 2. (15) 10 (45) 10 c. Minimize the following expression using K-map. F(A,B,C,D) = Ʃ m (1,2,3,5,6,7,9,13,15) Q3. Attempt any TWO of the following. 08 Marks a. Prove (A+B+AB) (A+B) A B=0 with help of Boolean Laws b. Convert the following Binary code into Excess-3 and Gray code. 1. (10110.101) 2 2. (111101001) 2 c. Give any Four Characteristics of ECL Family. 1

Sample Test Paper-II Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable data if necessary. 5. Preferably, write the answers in sequential order. Q1. Attempt any THREE of the following. 09 Marks a. Define modulus of a counter? Draw Block Diag. of IC 7490. b. Compare combinational and Sequential logic circuit. c. Desribe Decimal to BCD priority Encoder d. Compare Weighted resistor method and R-2R method of DAC types Q.2 Attempt any TWO 08 Marks a. Describe Dual slope ADC with Diagram. b. Describe Master Slave JK flip flop with Diagram c. Compare 1) Static RAM and Dynamic RAM. 2) Volatile and Non-Volatile Memory. Q.3 Attempt any TWO 08 Marks a. Draw 4 bit SIPO shift Register using D Flip flop. Explain its working. b. Describe with Diagram Binary weighted Resistor DAC. Derive it s output expression. c. Draw D and T Flip-Flop using JK Flip Flop. 2

Sample Question Paper Marks : 100 Time: 3Hrs. 1. All questions are compulsory 2. Illustrate your answers with neat sketches wherever necessary 3. Figures to the right indicate full marks 4. Assume suitable data if necessary 5. Preferably, write the answers in sequential order Q1 A. Attempt any SIX 20 marks a. Define Excess-3 code and find Excess-3 code of 101,1011 binary b. Describe MUX with help of Truth c. Define Modulus of the counter d. List the various types shift registers e. State Parameters of DAC f. Identify the IC 2716 and 6116. g. State AND laws h. Find the output waveform of NOT gate (Inverter) for the following input waveform 1 Input 0 0 1 1 1 0 1 0 1 1 1 t Q1 B. Attempt any TWO 08 Marks a. Describe Hexadecimal, Octal Number system b. Minimize the following using K-map. F (A, B, C) = π M (0, 1, 2, 3, 7) c. Implement the following Boolean function using a 3:8 decoder and external gates F(A,B,C) = (1,2,3,5,6,7) Q2. Attempt any FOUR 16 Marks a. Convert the following decimal into binary, hexadecimal (268) 10 (49.25) 10, b. Implement function of OR using NAND 3

c. Describe 4 variable K-Map reduction rules d. Define triggering methods e. Draw & explain IC 7490 as mod 6 f. Draw the circuit diagram of 4 bit R-2R ladder DAC write its output voltage expression Q3. Attempt any FOUR 16 Marks a. Write the logical expression of conversion Binary to Gray code using K-Map b. State difference between TTL & CMOS c. Draw internal logic diagram of Bidirectional Buffer IC 74245 & Explain its operation d. Draw the output waveforms at point A and at point B for the circuit given the fig. Assume clock input frequency of 1 khz, e. Describe with circuit diagram Successive Approximation Register ADC f. Explain internal organization of a 16 X 4 Memory chip with suitable diagram Q4. Attempt any FOUR 16 Marks a. Describe the circuit diagram of ECL Family b. Implement 1:32 DeMux using 1:8 DeMux only c. What is Race around condition & How it is avoided in JK Flip flip? d. Describe operation of 3 bit twisted Ring Counter using JK flip-flop e. Compare single slope and dual slope ADC f. Compare Volatile and Non Volatile Memory Q5. Attempt any FOUR 16 Marks a. Explain the circuit of CMOS NOT gate b. Define Priority Encoder? Explain Octal to Binary Priority Encoder c. Describe steps to construct a circuit of 3bit Synchronous Counter. d. Describe to construct a Mod 5 ripple counter using 3 bit ripple counter e. Draw the block diagram of single slope ADC and explain its working f. Draw and explain Diode Matrix ROM for 8 x 8 array. Q6. Attempt any FOUR 16 Marks a. Solve 1101-1001 using 1 s and 2 s complement b. State and prove DeMorgans theorems c. Describe steps to construct a Single Digit BCD adder using IC 7483 d. Describe steps to construct a 32:1 MUX using 4:1 MUX 4

e. Describe working of 4 bit asynchronous Up-Down counter f. Find output voltagev 0 for following inputs- 1) (0101) 2 2) (1100) 2 Given A 4 bit DAC generates output Voltage V 0 = 2v for Digital input of (0010) 2 ------------------------- 5