Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

Similar documents
Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation

PCI Express Link Equalization Testing 서동현

PCI Express 4.0. Electrical compliance test overview

IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

Optimal Management of System Clock Networks

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

IEEE 802.3ap Backplane Ethernet Overview

ADS USB 3.1 Compliance Test Bench

Agilent Technologies Advanced Signal Integrity

Adding a Simple Package Model to the Channel Response

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

802.3cb PMD and Channel. Anthony Calbone 3/14/2016

5 GT/s and 8 GT/s PCIe Compared

INTERNATIONAL STANDARD

DisplayPort 1.4 Webinar

Keysight Technologies IBIS-AMI Based Link Analysis of Realistic 56G PAM4 Channels

High-Speed Jitter Testing of XFP Transceivers

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

IBIS-AMI Model Simulations Over Six EDA Platforms

Simulation Results for 10 Gb/s Duobinary Signaling

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Considerations on X00 Gb/s 40-80km interfaces with appropriate support for DWDM systems. Peter Stassar HUAWEI TECHNOLOGIES CO., LTD.

Board Design Guidelines for PCI Express Architecture

TekExpress 400G-TXE Electrical Compliance Solution for Real Time Oscilloscopes Printable Application Help

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

NBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016

Using Chiplets to Lower Package Loss. IEEE Gb/s Electrical Lane Study Group February 26, 2018 Brian Holden, VP of Standards Kandou Bus SA

Verification of ICN Usability in Characterizing System Crosstalk

Advanced Jitter Analysis with Real-Time Oscilloscopes

Tektronix Innovation Forum

100G Signaling Options over Backplane Classes

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

CEI-56G Signal Integrity to the Forefront

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

High Speed Design Testing Solutions

An Overview of High-Speed Serial Bus Simulation Technologies

Serial ATA Gen2 Jitter Tolerance Testing

10GBASE-KR for 40G Backplane

USB Type-C Active Cable ECN

HDMI ESD Protection Without Sacrificing Performance Adding ESD Protection to HDMI, Even at 3.4GHz, Just Became Easier

OIF CEI-56G Project Activity

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

System Vendor Requirements Document

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

DisplayPort Testing Challenges

Release Notes. SnpExpert Release Notes

TIA TR-42 Liaison to IEEE

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

Product Specification 100G Quadwire EDR QSFP28 Active Optical Cable FCBN425QB1Cxx

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

40 GbE Over 4-lane 802.3ap Compliant Backplane

Virtex-6 FPGA GTX Transceiver Characterization Report

LVDS applications, testing, and performance evaluation expand.

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

Optical SerDes Test Interface for High-Speed and Parallel Testing

PVA-PTS PHY Performance Test Suite

ERL for Parameter Update

CPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components

PCI Express Electrical Basics

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

Product Specification 100G Quadwire QSFP28 Active Optical Cable FCBN425QE1Cxx

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

PCI Express 4.0 Test Solution

SerDes Channel Simulation in FPGAs Using IBIS-AMI

Type-C Technologies and Solutions

Agilent N5410A Fibre Channel Automated Test Application

Analyzing Digital Jitter and its Components

An Innovative Simulation Workflow for Debugging High-Speed Digital Designs using Jitter Separation

Pessimism removal in a system analysis of a 28Gbps SERDES link

Updated 50G PAM4 C2M Simulations

Designing and Verifying Future High Speed Busses

BER- and COM-Way of Channel- Compliance Evaluation: What are the Sources of Differences?

InfiniBand Trade Association

Serial Attached SCSI storage technology

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

Explore your design space including IBIS AMI models with Advanced Channel Simulation

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

Signal Integrity in Embedded Computer Applications

Keysight N8841A CAUI-4 Electrical Performance Validation and Conformance Software

Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes

A Practical Methodology for SerDes Design

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

UNH IOL SERIAL ATTACHED SCSI (SAS) CONSORTIUM

Fast-20 SCSI Parallel Interface. TO: Membership of X3T10 X3T10/94-061r4

Differential Return Loss for Annex 120d Addressing to Comments i-34, i-74, i-75

Design Guidelines for 100 Gbps - CFP2 Interface

AirMax VSe High Speed Backplane Connector System

100GEL C2M Channel Analysis Update

16AIO 16-Bit Analog Input/Output Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

Update on technical feasibility for PAM modulation

Transcription:

Channel Based Methods for Signal Integrity Evaluation COMPAL ELECTRONICS, INC. Taipei Server Business Aug 13, 2013

Agenda Evolution of Signal Integrity Evaluation Review of Industrial Specification Foundation of Channel Based Methods Impact of Channel Extraction Method Case Study Conclusion Reference

1.No reflection and crosstalk effect 2.Not visualizing evaluation method 1.Probability factor is not taken into account 2.Not every equalizer effect could be considered Evolution of Signal Integrity Evaluation (1/2) Transmitter Receiver Loss evaluation Eye-diagram evaluation

Evolution of Signal Integrity Evaluation (2/2) Transmitter Receiver Statistical Eye-contour evaluation New evaluation method Multi-level signaling? Multi-path crosstalk? Error Correction Code effect? It seems good enough. But,

Review of Industrial Specification (1/5) SAS6G Passive TxRx Connection Specification In general, most specification defines requirement of eye-diagram as table above

1.Where is jitter requirement? 2.Why using these criteria? Review of Industrial Specification (2/5) SAS12G Passive TxRx Connection Specification

Review of Industrial Specification (3/5) CEI-6G and 11G LR Specification Defined in OIF

Review of Industrial Specification (4/5) CEI-25G LR Specification Defined in OIF No Eye-diagram requirement for 25G

Review of Industrial Specification (5/5) CEI-25G Channel Compliance Requirement Defined in OIF Short Conclusion: 1. Industrial specs starting to change focus of requirement 2. Channel discontinuity and crosstalk constraints become important in new specification

Foundation of Channel Based Methods (1/4) SNR is widely used metric in communication field Multi-level signaling evaluation become practicable Multi-path crosstalk could be simplified Effect of Error Correction Code could be considered by coding gain

Foundation of Channel Based Methods (2/4) Illustration of different methods Methods adopted by SAS_Chan2L and CCT Insertion loss calculation Noise calculation formula PWF Drawback: Equalization effect didn t take into account

Foundation of Channel Based Methods (3/4) Illustration of different methods Methods adopted by SAS3_EYEOPENING With equalized impulse, worst case signal amplitude and crosstalk noise could be easily computed.

Foundation of Channel Based Methods (4/4) Illustration of different methods Flow of COM Methods adopted by COM (Channel Operation Margin) Calculation of equalized signal amplitude and noise With equalized signal response and noise CDF, worst case operation margin could be easily computed.

Impact of Channel Extraction Method(1/2) Common method: Casual transmission line and Via extracted by 3D field solver. While, how about following cases? Transmitter Casual transmission line Receiver 3D Via 3D Via?? It would consume huge computation time and resource to solve whole channel linkages by 3D field solver.

Impact of Channel Extraction Method(2/2) A quick solver with sufficient accuracy is necessary to take detail channel effect into account

Case1: Highly parallel differential pairs Case Study (1/9) -- Extracted by common method -- Extracted by PowerSI

Case1: Highly parallel differential pairs Case Study (2/9) SAS_Chan2L Extraction Method IL @ Nyquist IL rms noise Crosstalk rms noise SNR Common 12.7dB 18.3mV 6.7mV 27.5dB PowerSI 12.6dB 22.8mV 0.4mV 25.1dB SAS3_EYEOPENING Extraction Method Main Cursor Relative Opening (Crosstalk included) SNR Relative Opening (Crosstalk excluded) Common 120.8mVppd 83.4% => 100.7mVppd 15.596dB 91.1% PowerSI 112.3mVppd 86.3% => 96.9mVppd 17.655dB 87.6% Extraction Method IL @ Nyquist Vpeak after equalizer COM Peak channel noise SNR Peak noise COM Vpeak - noise Common 14.026dB 136.7mVppd 21.2mV 16.188dB 39.1mV 10.872dB 97.6mVppd PowerSI 14.801dB 89.6mVppd 31.5mV 9.080dB 42.1mV 6.561dB 47.5mVppd

Examination by Seasim Case Study (3/9) Simulation results without discontinuity and crosstalk Simulation results with channel extracted by common method Simulation results with channel extracted by PowerSI Via stub effect indeed reduces signal amplitude even if equalizer works Minimum eye-height is close to COM and SAS3_EYEOPENING results Minimum eye-height is far larger than COM results and smaller than SAS3_EYEOPENING results

Case2: Partially non-parallel differential pairs Case Study (4/9) -- Extracted by common method -- Extracted by PowerSI

Case2: Partially non-parallel differential pairs Case Study (5/9) SAS_Chan2L Extraction Method IL @ Nyquist IL rms noise Crosstalk rms noise SNR Common 9.2dB 17.8mV 4.9mV 30.3dB PowerSI 8.5dB 25.3mV 1.2mV 26.8dB SAS3_EYEOPENING Extraction Method Main Cursor Relative Opening (Crosstalk included) SNR Relative Opening (Crosstalk excluded) Common 188.2mVppd 93% => 175.0mVppd 23.098dB 98% PowerSI 186.9mVppd 94.9% => 177.4mVppd 25.849dB 96.3% Extraction Method IL @ Nyquist Vpeak after equalizer COM Peak channel noise SNR Peak noise COM Vpeak - noise Common 10.1073dB 219.91mVppd 29.3mV 17.402dB 58.9mV 11.443dB 161.0mVppd PowerSI 10.0318dB 203.02mVppd 39mV 14.33dB 66.4mV 9.707dB 136.6mVppd

Examination by Seasim Case Study (6/9) Simulation results with channel Simulation results with channel extracted by Simulation common results method without discontinuity and extracted crosstalk by PowerSI Both Minimum minimum eye-height eye-height is close simulation to COM results since are very the close Via stub to those is very of short COM

Case Study (7/9) Case3: Mostly non-parallel differential pairs with layer transition -- Extracted by common method -- Extracted by PowerSI

Case Study (8/9) Case3: Mostly non-parallel differential pairs with layer transition SAS_Chan2L Extraction Method IL @ Nyquist IL rms noise Crosstalk rms noise SNR Common 3.4dB 67.5mV 6.3mV 22.4dB PowerSI 3.2dB 95.6mV 0.1mV 19.1dB SAS3_EYEOPENING Extraction Method Main Cursor Relative Opening (Crosstalk included) SNR Relative Opening (Crosstalk excluded) Common 554.2mVppd 78.5% => 435.0mVppd 13.351dB 81.1% PowerSI 539.8mVppd 80% => 431.8mVppd 13.979dB 80.7% Extraction Method IL @ Nyquist Vpeak after equalizer Peak channel noise COM SNR Peak noise COM Vpeak - noise Common 3.6766dB 560.39mVppd 172.5mV 10.234dB 253.4mV 6.8937dB 307.0mVppd PowerSI 4.0717dB 522.22mVppd 203.5mV 8.186dB 278.9mV 5.448dB 243.3mVppd

Higher data rate results Case Study (9/9) Extraction Method IL @ Nyquist Vpeak after equalizer COM of case 1 with 12Gbps Peak channel noise SNR Peak noise COM Common 21.61dB 38.28mVppd 7.5mV 14.158dB 13.4mV 6.1164dB PowerSI 22.97dB -20.57mVppd 58.1mV N/A N/A N/A Extraction Method IL @ Nyquist Vpeak after equalizer COM of case 1 with 25Gbps Peak channel noise SNR Peak noise COM Common 47.26dB 6.64mVppd 0.9mV 17.359dB 2mV 10.4259dB PowerSI 50.84dB -6.04mVppd 21.9mV N/A N/A N/A Long Via stub channel extracted by common method can operate with 12Gbps data rate?

Conclusions For upcoming industrial specification of very high speed signals, channel discontinuity and crosstalk become important. Channel based methods are ready for signal integrity evaluation of complex signal transmission mechanism. A quick solver with sufficient accuracy is necessary for detail channel effect modeling of very high speed signals. As channel discontinuity and crosstalk dominating, accuracy of channel based methods would be critical issue. Though, channel based methods couldn t take interaction between chip buffer and channel into account.

Reference [1] Working Draft American National Standard Information Technology Serial Attached SCSI -3 (SAS-3) [2] Enhanced Equalization and Forward Correction Coding Technologies for 25+Gb/s Serial Link System [3] SAS3 Channel Spec Weeding Proposal [4] Comparison of SAS3_EYEOPENING with SAS_Chan2L [5] Channel Operating Margin (COM): Evolution of Channel Specifications for 25 Gbps and Beyond [6] Common Electrical I/O (CEI) - Electrical and Jitter Interoperability agreements for 6G+ bps, 11G+ bps and 25G+ bps I/O