in Synchronous Ethernet Networks

Similar documents
High-Speed Jitter Testing of XFP Transceivers

extended Transport Analysis Application Jitter and Wander Option

NGN Standards. The 5th International Telecom Sync Forum, ITSF London, November Stefano Ruffini Ericsson

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

Traditional Synchronization Standards Overview

Testing Timing Over Packet With The Ixia Anue 3500

Analyzing Digital Jitter and its Components

The New Timing Standard for Packet Networks, G.8261 (G.pactiming)

Optical Network Tester (ONT) Module-E, Jitter Module

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Evaluating the performance of Network Equipment. Presenter: Tommy Cook, CEO Calnex Solutions Ltd

G.823 and G.824. Silvana Rodrigues Phone:

Status of ITU Q13/15 sync standards ITSF Jean-Loup Ferrant, ITU-T Q13/15 rapporteur

ITU-T G.8262/Y.1362 (08/2007) Timing characteristics of synchronous Ethernet equipment slave clock (EEC)

PCI Express Link Equalization Testing 서동현

PCI Express 4.0. Electrical compliance test overview

ITU-T Q13/15activity and its relation with the leap second. Jean-Loup Ferrant, ITU-T Q13/15 Rapporteur Calnex solutions

100G SWDM4 MSA Technical Specifications Optical Specifications

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

INTERNATIONAL TELECOMMUNICATION UNION

SONET OC-12 JITTER MEASUREMENT

5 GT/s and 8 GT/s PCIe Compared

IEEE 1588 Packet Network Synchronization Solution

Evaluating 1588v2 Performance

ITU-T Architecture standards and impacts to network operations. Michael Mayer Nortel ISTF 2007

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Testing SyncE with Xena s Advanced Timing Test Modules

Optical Network Tester (ONT)

Advanced Jitter Analysis with Real-Time Oscilloscopes

Synchronization for Mobile Backhaul

Serial ATA Gen2 Jitter Tolerance Testing

NETWORK SYNCHRONIZATION TRAINING COURSE

Application Note. Re-timing: Cost-effective Synchronization via Re-timed E1 and DS1 Signals. Precision, Stability, Innovation, Support.

Optical link budget compatibility

White Paper: New Needs for Synchronization Testing in Next Generation Networks

CALNEX PARAGON-X. Testing 1588v2 PTP

ITU-T G.824. The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

CLOCK SYNCHRONIZATION IN CELLULAR/MOBILE NETWORKS PETER CROY SENIOR NETWORK ARCHITECT AVIAT NETWORKS

Synchronization in Microwave Networks

Timing in Packet Networks. Stefano RUffini 9 March 2015

Timing for Optical Transmission Network (OTN) Equipment. Slobodan Milijevic Maamoun Seido

DisplayPort 1.4 Webinar

PHYSICAL LAYER TIMING

ITSF 2011 Testing the PDV tolerance of PTPv2 slave clocks, an approach from an operator

Implementation Agreement MEF Mobile Backhaul Phase 3 - Amendment 1: Time Synchronization. November, 2016

Synchronisation in Telecom Networks

Carrier Ethernet Synchronization. Technologies and Standards

GIGABIT ETHERNET CONSORTIUM

10-Gigabit Ethernet DWDM OTN Optical Interface Specifications

10-Gigabit Ethernet DWDM OTN PIC Optical Interface Support (T640 Router)

Ether.Sync - Timetest. Synchronous Ethernet tester

MTTplus-320 Multi-Service Module

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

ONT-503/506/512 Optical Network Tester Short Summary March 2009

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief

APPLICATION NOTE AN-406

Ether.Genius hand-held test. Multitechnology tester GbE +SynE+ E1 + Datacom + Jitter/Wander

FCD-155. STM-1/OC-3 Terminal Multiplexer FEATURES

High-speed I/O test: The ATE paradigm must change

TIME SYNCHRONIZATION TEST SOLUTION FROM VERYX TECHNOLOGIES

EPoC System Level Synchronization Transport 802.3bn Interim meeting - Phoenix

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

Double Migration of Packet Clocks

Tunable OTN XFP MSA Compliant DWDM 11.1Gb/s Transceiver with Integrated G.709 and FEC

SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital networks Quality and availability targets

Lucent Technologies 101 Crawfords Corner Road, Room 4L-332 Holmdel, NJ (908)

FCD-155. STM-1/OC-3 Terminal Multiplexer DESCRIPTION FEATURES

Signal Delay Network Emulators

ITSF 2007 overview of future sync applications and architecture challenges

ITU-T G.8264/Y.1364 (08/2017) Distribution of timing information through packet networks

Virtex-6 FPGA GTX Transceiver Characterization Report

Timing in Packet Networks. Stefano RUffini WSTS 2017

xgenius Cutting edge Transmission & Synchronization tester

Quick. Reference Guide

Frequency and Time Synchronization In Packet Based Networks

Update: Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network ITSF 2016

A APXDxxHM0xDL Gb/s XFP Transceiver. APXDxxHM0xDL40. Product Features. Applications. General. Product Selection. Product Channel Selection

Synchronous Ethernet based mobile backhaul integrated transport and synchronization management

40 AND 100 GIGABIT ETHERNET TESTING SERVICE

VePAL UX400 Universal Test Platform

Answers for Your Multi-Gigabit Test Challenges

Next-Gen mobile backhaul Prove Ethernet Sync and OAM

USB 3.0 Receiver Compliance Testing. Application Note

Synchronisation Overview. the Path to Excellence

Advanced Test Equipment Rentals ATEC (2832)

SFP+ Dual LC 10G SMF 80Km DWDM 50GHz Transceiver. Features. Applications APPLIED OPTOELECTRONICS, INC. A7ELZQxxFDMAx542

Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.

OmniBER OTN 10 Gb/s communications performance analyzer. Product note. The key to (10G) line card testing G.709

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Features: Compliance: Applications: Warranty: XFP-10GZR-OC192LR-GT Multirate XFP 10GBASE-ZR & OC-192/STM-64 LR2 Cisco Compatible

Serial ATA International Organization

Gmux Modular TDMoIP Gateway FEATURES

Optimal Management of System Clock Networks

ITU-T G /Y

ONT-506/512 Optical Network Tester

Tutorial: Network-based Frequency, Time & Phase Distribution

Reference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation

SCOPE OF ACCREDITATION TO ISO/IEC 17025:2005

ITU-T G Amendment 3 (10/2012) The control of jitter and wander within the optical transport network (OTN) Amendment 3

Transcription:

Jitter and Wander Measurements in Synchronous Ethernet Networks Andreas Alpert ITSF November 2008

Agenda Introduction ti Synchronous Ethernet Ji d W d A Jitter and Wander Aspects Test Applications in SyncE Conclusion

Introduction 3

Migration to Ethernet-based packet networks Migration from TDM networks to packet-switched networks (PSN) based on Ethernet TDM is frequency synchronized at the physical layer Ethernet is working in asynchronous mode and not designed for the transport of synchronization TDM emulation (CES) requires a synchronized frequency that the timing of the signal is similar on both ends of the packet network Synchronization can be applied to Ethernet-based packet networks using Synchronous Ethernet (SyncE) TDM signals have to meet jitter and wander performance: CES induced wander TDM E1 I W F PSN I W F E1 TDM max. end-to-end wander (traffic interface) CES Circuit it Emulation Services IWF Inter Working Function 4

Synchronous Ethernet 5

What is Synchronous Ethernet? SyncE enables the migration to packet networks Synchronizes the Ethernet physical layer by RX TX BITS/SSU or line-timed as done in SDH/SONET Replaces 100ppm Ethernet clock Does not impact any IEEE standards CDR 100ppm 4.6ppm G.8261 Network limits Sync methods G.803, G.810 G.823-825 825 SyncE PHY clocking G.8262 SyncE clocks (EEC) G.812, G.813 G.8264 G.8263 Packet based clocks (PEC, PSC) Functional blocks G.781, G.783, G.707 SSM, timing flow ITU-T G.826x physical layer vs. in-band layer Network limits Time/Phase clocks Functional blocks new documents for Time-Phase Sync IEEE 1588v2 Precision Time Protocol (PTP) 6

Inter-working of Ethernet and SyncE in frequency Ethernet interfaces according to IEEE 802.3 are non-synchronous - do not carry synchronization work with ±100ppm as max. frequency offset SyncE interfaces in non-sync operation mode (identical to IEEE 802.3) RX does not pass the recovered clock to the system clock TX might be synchronized to the EEC, but remains unknown for RX SyncE interfaces in sync operation mode RX derives the frequency from the input and passes it to the system clock TX is locked to the system clock with ± 4.6 ppm max. frequency offset ITU-T G.8 8261 Annex A Interface type Ethernet SyncE Operation mode non-sync mode Frequency Maximum output frequency deviation Input tolerance for data recovery +/- 100 ppm +/- 100 ppm n/a Locked to the EEC or, if not, be within +/- 100 ppm for clock recovery SyncE sync mode Locked to the EEC (in the Max. +/- 46 4.6 ppm worst case +/- 4.6 ppm) 7

Inter-working of Ethernet and SyncE in noise Ethernet specifies jitter according to IEEE Wander is not an issue for Ethernet traffic operation Jitter/wander for synchronous interfaces is specified acc. to ITU-T For Synchronous Ethernet interfaces in synchronous operation mode the relevant requirements are specified in G.8261 and G.8262 ITU-T G.8261 Annex A Interface Operation Noise type mode Maximum output Equipment input noise tolerance noise generation Jitter Wander for data recovery for clock recovery Ethernet SyncE non-sync mode Acc. to IEEE n/a SyncE sync mode According to G.8261 (Network) G.8262 (Equipment) Jitter Wander Jitter Wander Acc. to IEEE n/a n/a n/a According to G.8262 8

Related jitter and wander measurements Jitter measurements of Ethernet ports refer to IEEE nex A G.8261 An Interface type Operat. mode Jitter input tolerance Jitter noise generation Jitter noise transfer Ethernet t non-sync according to according to n/a n/a SyncE mode IEEE IEEE SyncE sync mode for further study, see Appendix X for Jitter measurements Network limits Wander requirements are not specified for Ethernet interfaces G.8261 Annex A Type of interface Ethernet SyncE Operat. mode non-sync mode Wander input tolerance n/a Wander noise gen. Wander noise transf. Network limits SyncE sync for further study; see Appendix X for Jitter measurements mode ITU-T methodologies in comparison with IEEE jitter measurements ix X G.82 261 Appendi Network standard Test equipment standard Jitter applications SDH ITU-T G.783, G.825 ITU-T O.172 Jitter generation Jitter input tolerance Jitter transfer Ethernet IEEE 802.3 see Note 1(BERT scan) see Note 2 (SRS) --- 9

Difference in clocking of SDH/SONET and Ethernet The specifications and test methodologies for jitter on Ethernet differ from those for SDH/SONET because different timing methods are used In Ethernet, the jitter generated by components must be limited, but the jitter transferred from one component to another is less important than for synchronous systems where jitter can increase from component to component SDH/SONET = synchronous clocking data CDR clock Signal Proc. outgoing data is retimed with recovered clock of incoming data Ethernet data = asynchronous clocking Signal FIFO Proc. CDR clock indep. clock outgoing data is retimed with independent clock (±100ppm) 10

Jitter and Wander Aspects 11

Views of jitter Technology Application Jitter Generation SDH/SONET/SyncE Synchronous Architecture Ethernet Asynchronous Architecture acc. ITU-T, T Telcordia, ANSI acc. IEEE 802.3 Peak-Peak-Jitter measurement BERT scan (Bathtub curve) Gen. Jitter DUT Analyzer Generation Jitter Tolerance Jitter Error Amplitude Jitter Transfer db Gain in Frequency Frequency injection Jitter DUT Gen. Tl Tolerance Jitter injection Jitter Gen. Transfer DUT for calibration detection BERT Select. Jitter measurement Jitter Analyzer Gen. Impairment injection Stressed Eye SRS DUT DUT BERT Generation not applicable Error detection BERT DUT Device Under Test ITU-T (timing) jitter: short-term variations with frequency greater than or equal to 10 Hz 12

Views of wander Technology Application Wander Generation SDH/SONET/SyncE Synchronous Architecture Ethernet Asynchronous Architecture acc. ITU-T, T Telcordia, ANSI acc. IEEE 802.3 Gen. DUT TIE/MTIE/TDEV measurement Wander Analyzer not applicable Wander Tolerance TDEV Error injection detection Wander DUT BERT Gen. not applicable Wander Transfer TDEV injection TDEV measurement not applicable Wander Gen. DUT Wander Analyzer DUT Device Under Test ITU-T wander: long-term variations with frequency less than 10 Hz 13

Example: Jitter standards for STM-64/OC-192/OTU2 Network Equipment Test Equipment SONET OC-192 SDH STM-64 OTN OTU2 SDH STM-64 OTN OTU2 Telcordia GR-253 ITU-T G.825 ITU-T G.8251 ITU-T O.172 ITU-T O.173 Generation n Tolerance 20k-80M 300 mui 4M-80M 100 mui 20k-400k 6000 mui 16M-320M 150 mui 20k-80M 300 mui (G.813) 300 mui (G.783) 4M-80M 100 mui 20k-80M 300 mui 4M-80M 100 mui 20k-400k 6000 mui 16M-320M 150 mui Receiver fixed error W 20/50k-80M 100 mui 20k-80M 100 mui 4M-80M 4M-80M 35 mui 35 mui Tr ransfer 40k-4M 0.1 db 4M-320M 20dB/dec 40k-4M 0.1 db 4M-320M 20dB/dec 14

ITU-T Recommendations for jitter test equipment O.171 O.172 Jitter and wander measuring equipment for PDH Jitter and wander measuring equipment for SDH O.173 Jitter measuring equipment for OTN O.packetjitter Jitter and wander measurements for packet networks Generator (jitter, wander) Analyzer (jitter, wander) external reference Modulation source Clock generator Pattern generator Sine TDEV ref. timing signal Interface external reference Reference timing Interface Phase detector Meas. filter HP+LP LP PP RMS TIE MTIE TDEV 15

IEEE Recommendations for jitter generation Jitter output test methodologies (IEEE 802.3ae Annex 48B.3) Time domain measurement using an oscilloscope to characterize the data eye Time domain measurement using BERT scan by moving of the data sampling point within the data eye Time interval analysis based on accurate measurement of the time interval between threshold crossings of the transmitter waveform Example: BERT scan method eye opening @ BER 10-12 DUT Interface Clock recovery Variable delay BERT BER (Bit Error Ratio) is recorded as a function of decision circuit time position, varied over one Unit Interval ( = one bit period) 0.5 BER 10 4 10-4 10-12 B A Total Jitter TJ = A - B bathtub curve 1UI rando om determ ministic RJ DJ 16

IEEE Recommendations for jitter tolerance (SRS) In SDH/SONET, Jitter tolerance is using sinusoidal jitter In Ethernet, combination of impairments create the stressed signal Stressed receiver sensitivity test (SRS) = Stressed eye test (SE) = Stressed receiver conformance test (SRCT) Stressed Eye Clock Pattern BT filter Interface Var. opt. generator generator ISI E/O attenuator DUT BERT Sine jitter SJ Sine interf. SI ER OMA ER Extinction ratio OMA Optical modulation amplitude ISI Inter symbol interference BT Bessel-Thompson 4th order VECP Vertical eye closure penalty 17

Stressed receiver conformance test (IEEE 802.3ae) Create stressed signal Control of OMA and ER Inject of VECP and Jitter Sweep SJ frequency Receivers must operate with BER < 10-12 Test conditions 10GE 850 nm 1310 nm 1550 nm ER (db) 3 3.5 3 OMA (dbm) -7.5-10.3-11.3 VECP (db) 3.5 2.2 2.7 Jitter (UIpp) 0.3 0.3 0.3 0.1UI 80MHz ER = 10 log (P1/P0) OMA = P1-P0 VECP = 10 log (OMA/A0) P0/P1 = optical power for 0/1 18

Test Applications in SyncE 19

CES network limits defined in G.8261 Example: Support of CES via SyncE The CES segment is located as an island between TDM segments CES for TDM requires that the timing of the signal is similar on both ends of the packet network The jitter and wander limits for E1(DS1) traffic interfaces carried over the CES segment are based on G.823 (G.824) max. end-to-end wander (traffic interface) CES induced wander TDM E1 I W F PSN I W F E1 TDM CES budget < 4.3 µs < G.823 G.823 (end to end E1 traffic interface) < 18 µs 20

Ethernet Equipment Clock limits defined in G.8262 EEC recovers the line timing from the incoming bit stream EEC injects timing onto the outgoing bit stream EEC is specified in G.8262 which is based on SDH standard G.813 Two EEC-Options: Option 1 for 2048 kb/s and Option 2 for 1544 kb/s G.8262 defines requirements for clock accuracy, noise transfer, noise tolerance, noise generation, holdover performance Example: Wander TDEV Tolerance/Transfer measurement configuration for the line signal and timing signal timing signal Wander Tolerance TDEV generation ETY SyncE BERT TDEV measurement Sync. input T3 Sync. output T4 Ethernet Equip.Clock EEC Wander Transfer ETY SyncE Wander tolerance for EEC-option 1 Wander transfer for EEC-Option 2 ETY Ethernet PHY layer network 21

Conclusion 22

Conclusion Migration from TDM networks to packet- switched networks (PSN) based on Ethernet Need for timing and synchronization to ensure that all clocks in the network operate at the same frequency to avoid errors and service disruptions The specifications and test methodologies for jitter on Ethernet differ from those for SDH/SONET because different timing methods are used New ITU-T T Recommendations G.826x define jitter/wander for synchronous interfaces and networks according to existing ITU-T Recommendations New ITU-T Recommendation for SyncE test equipment is in preparation 23

Q & A Thank you for your attention andreas.alpert@jdsu.comalpert@jdsu 24