PI6CEQ PCIe Gen2 / Gen3 Buffer. Features. Description. Applications. Block Diagram. Pin Configuration (20-Pin TSSOP & 20-Pin QSOP)

Similar documents
PI6C :4 Clock Driver for Intel PCI Express Chipsets. Features. Description. Block Diagram. Pin Configuration

PI6C20400A. 1:4 Clock Driver for Intel PCIe Chipsets. Features. Description. Pin Configuration. Block Diagram

PI6C20800B. PCI Express 3.0 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration (48-Pin TSSOP)

PI6C20800S. PCI Express 1:8 HCSL Clock Buffer. Features. Description. Pin Configuration. Block Diagram

Description OUT0 1 OUTA1 OUTA1 2 OUTA2 3 OUTA3 OUTA4 OUTB1 6 OUTB2 7 OUTB2 OUTB3 OUTB4. All trademarks are property of their respective owners.

A product Line of Diodes Incorporated. Description OUT0 OUT0# OUT1 OUT1# OUT2 OUT2# OUT3 OUT3#

OBSOLETE PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram

PI6C557-01BQ. PCIe 3.0 Clock Generator with 1 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TQFN) Block Diagram

PI6C Low Power Networking Clock Generator. Description. Features. Block Diagram. 100MHz PCI-Express 0 100MHz PCI-Express 1 100MHz PCI-Express 2

Not recommended for new designs

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

PI6LC48L0201A 2-Output LVDS Networking Clock Generator

PCIe 3.0 Clock Generator with 4 HCSL Outputs. Description OE VDDXD S0 S1 S2 X1 X2 PD OE GNDXD IREF CLK0 CLK0 CLK1 CLK1 CLK2 CLK2 CLK3 CLK3

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

PI6C182B. Precision 1-10 Clock Buffer. Features. Description. Diagram. Pin Configuration

PI2PCIE2214. PCI Express 2.0, 1-lane, 4:1 Mux/DeMux Switch. Features. Description. Application. Pin Description. Block Diagram.

PI6C GHz 1:4 LVPECL Fanout Buffer with Internal Termination GND Q0+ Q0- REF_IN+ V TH V REF-AC REF_IN- Q1+ Q1- Q2+ Q2- Q3+ Q3- VDD.

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

PI3HDMI231-A. 3:1 ActiveEye HDMI TM Switch with Electrical Idle Detect

ASM5P2308A. 3.3 V Zero-Delay Buffer

PI6C GND REF_IN+ V TH V REF-AC REF_IN- Q0+ Q0- Q1+ Q1- VDD. 6 GHz / 12 Gbps Clock / Data Fanout Buffer with Internal Termination.

PI6C49S1510 Rev J

ICS9DB Output PCI Express* Buffer with CLKREQ# Function DATASHEET. Description. Features/Benefits

Features. Applications

9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description

ICS9DB401C. Four Output Differential Buffer for PCI Express DATASHEET. Features/Benefits. Description

ICS9DB102. Two Output Differential Buffer for PCIe Gen1 & Gen2 DATASHEET. Description. Features/Benefits

PI3PCIE V, PCI Express 1-lane, 2:1 Mux/DeMux Switch. Features. Description. Application. Pin Description (Top-side view) Truth Table

DIFT_0 DIFC_0 DIFT_1 DIFC_1 DIFT_2 DIFC_2 DIFT_3 DIFC_3 DIFT_4 DIFC_4 DIFT_5 DIFC_5 DIFT_6 DIFC_6 DIFT_7 DIFC_7

PI5USB66. USB Charge Controller IC for Single USB Port. Features. Description. Pin Configuration. Applications

ICS8543I. Features. General Description. Pin Assignment. Block Diagram LOW SKEW, 1-TO-4 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

Low Skew, 1-to-16 Differential-to-LVDS Clock Distribution Chip

PI5USB268. USB Host Charge Controller IC for Dual USB Ports. Features. Description. Pin Configuration, 20QE (Top View) Applications

Low Skew, 1-to-8, Differential-to-LVDS Clock

9P960. Pin Configuration. Recommended Application. Features/Benefits. Block Diagram ICS9P SSOP DATASHEET

Very Low Power 2-Output PCIe Clock Buffer

Frequency Generator for Pentium Based Systems

T1/E1 CLOCK MULTIPLIER. Features

PCI Express Jitter Attenuator

ICS9FG104. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET

Description. Block Diagram

CAP+ CAP. Loop Filter

Pentium Processor Compatible Clock Synthesizer/Driver for ALI Aladdin Chipset

9DB106. Six Output Differential Buffer for PCIe Gen 2 DATASHEET. Description. Features/Benefits

Freescale Semiconductor, I

SM General Description. Features. Block Diagram. ClockWorks TM 125MHz LVDS / 125 MHz HCSL Ultra-Low Jitter Frequency Synthesizer

Features. Applications

PI6CB Description. Features. Block Diagram. A product Line of. Diodes Incorporated

SM Features. General Description. Applications. Block Diagram

FIN1102 LVDS 2 Port High Speed Repeater

FST3257 Quad 2:1 Multiplexer / Demultiplexer Bus Switch

Wireless Access Point Server/Storage DIFF1 DIFF2

SM Features. General Description. Typical Application MHz/312.5MHz and MHz/156.25MHz LVDS Clock Synthesizer.

FIN1101 LVDS Single Port High Speed Repeater

PI3VDP411LS. Digital Video Level Shifter from AC Coupled Digital Video Input to a DVI/HDMI Transmitter. Features. Description

PI5USB1468 PI5USB1468A

PI4IOE5V bit general purpose outputs for 1MHz I 2 C bus

ICS9FG104D. Frequency Generator for CPU, QPI, FBD, PCIe Gen 2 & SATA DATASHEET

DATA SHEET. Features. General Description. Block Diagram

IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR

Register Programmable Clock Generator AK8141

74VCX00 Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs

Features. o HCSL, LVPECL, or LVDS o Mixed Outputs: LVPECL/HCSL/LVDS. o Ext. Industrial: -40 to 105 C o o. o 30% lower than competing devices

Si53152 PCI-EXPRESS GEN 1, GEN 2, GEN 3, AND GEN 4 F ANOUT BUFFER. Features. Applications. Description. Functional Block Diagram

MPC9817ENR2. Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers DATA SHEET NRND

1.8V to 3.3V LVCMOS High Performance Clock Buffer Family

ESD Sensitive. Parameters Minimum Typical Maximum Units Notes ppm. Parameters Minimum Typical Maximum Units Notes

Triangular spread spectrum profile for maximum EMI reduction (Si50122-A2) 2.5 V, 3.3 V Power supply. (2.0 x 2.5 mm) down spread outputs

Description. Application. Block Diagram

PCI Express Jitter Attenuator

Clock Generator for PowerQUICC and PowerPC Microprocessors and

PTN3310/PTN3311 High-speed serial logic translators

PCI EXPRESS Jitter Attenuator

Features RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RCK+ RCK- PWRDWN

FIN3385 FIN3383 Low Voltage 28-Bit Flat Panel Display Link Serializers

PCI EXPRESS Jitter Attenuator

IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO

PI4IOE5V bit I 2 C-bus and SMBus I/O port with reset. Description. Features. Pin Configuration

TF90LVDS047-6CG. Quad LVDS Line Driver with Flow-Through Pinout. Description. Features. Applications. Function Diagram. Ordering Information

133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs

1.8V/3.0V Single-PLL Clock Generator AK8150C

USB1T1102 Universal Serial Bus Peripheral Transceiver with Voltage Regulator

FM24C16C-GTR. 16Kb Serial 5V F-RAM Memory. Features. Description. Pin Configuration NC NC NC VSS VDD WP SCL SDA. Ordering Information.

BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210

XRD87L85 Low-Voltage CMOS 8-Bit High-Speed Analog-to-Digital Converter

FM24C16B-GTR. 16Kb Serial 5V F-RAM Memory. Features. Pin Configuration. Description. Ordering Information NC NC NC VSS VDD WP SCL SDA.

Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View

PI4IOE5V bit I 2 C-bus and SMBus low power I/O port with interrupt and reset

SY89610L. General Description. Features. Applications MHz to 694MHz Jitter Attenuator and Low Phase Noise Frequency Synthesizer

XRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter

Description. Applications

1.8V/3.0V Single-PLL Clock Generator

Description. Block Diagram DDC_SCL DDC_SDA AUX+ AUX- TB_Rx_1(p) TB_Rx_1(n) CA_DET_Out. CA_DET_Out

Si52212/Si52208/Si52204/Si52202 Data Sheet

BLOCK DIAGRAM PIN ASSIGNMENT I Data Sheet. Low Skew, 1-to-9 Differential-to-HSTL Fanout Buffer ICS852911I

Features. Applications

Pin Configuration and Selector Guide appear at end of data sheet. Typical Operating Circuits

Features. Applications

Transcription:

PCIe Gen2 / Gen3 Buffer Features ÎÎPCIe Gen2/ Gen3* compliant clock buffer/zdb * Gen3 performance only available in Commercial temp ÎÎInternal equalization for better signal integrity ÎÎ2 HCSL outputs ÎÎDual PLL bandwidth for SSC tracking ÎÎCycle-to-Cycle Jitter : 40ps (typ) ÎÎOutput-to-Output Skew <10ps ÎÎ3.3V supply voltage ÎÎTSSOP-20 packages Description The PI6CEQ20200 is a high performance PCIe Gen2/ Gen3 zero delay buffer with two HCSL outputs. Pericom s proprietary equalization technique used in this device improves signal integrity and makes this device suitable for PCIe Gen2/ Gen3 applications even when the input from the main clock has to travel a long distance. Applications ÎÎServers ÎÎEmbedded computing systems ÎÎNetworking systems Block Diagram Pin Configuration (20-Pin TSSOP & 20-Pin QSOP) OE0# PLL_BW_SEL 1 20 VDDA CLK0 CLK0# SRCIN 2 19 GNDA SRCIN SRCIN# EQ PLL SRCIN# OE_0# 3 4 1 17 IRef OE_1# PLL_BW_SEL SCLK SDATA Control OE1# CLK1 CLK1# VDD GND 5 6 16 15 VDD GND CLK0 7 14 CLK1 CLK0# 13 CLK1# VDD 9 12 VDD SDATA 10 11 SCLK 1 www.pericom.com Rev B 05/05/15

Pin Description Pin # Pin Name Type Description 1 PLL_BW_SEL Input CMOS input to select the PLL Bandwidth 2, 3 SRCIN, SRCIN# Input HCSL inputs 4 OE_0# Input 5, 9, 12, 16 VDD Power 3.3V Power Supply 6, 15 GND Power Ground 7, CLK0, CLK0# Input HCSL output 10 SDATA Input/Output SMBus data 11 SCLK Input SMBus clock input 13, 14 CKL1#, CLK1 Output HCSL output 17 OE_1# Input Output enable for CLK0 and CLK0#. 0 is enabled, 1 is tri-stated. Internal pull-down Output enable for CLK1 and CLK1#. 0 is enabled, 1 is tri-stated. Internal pull-down 1 IRef Input External resistor connection for internal current reference 19 GNDA Power Analog and PLL Ground 20 VDDA Power Analog and PLL power supply 2 www.pericom.com Rev B 05/05/15

Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested) Storage temperature... -65ºC to +155ºC Ambient Temperature with Power Applied...-40ºC to +5ºC 3.3V Analog Supply Voltage... -0.5 to +4.6V ESD Protection(HBM)... 2000V Recommended Operating Conditions Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Symbol Description Test Conditions Min Type Max Unit V DD Power supply - 3.135-3.465 V I DD Total Power Supply Current - - - 65 ma I DD_Output tri-stated T A Total power supply current with Outputs are tri-stated Operating temperature Outputs are tri-stated - - 30 ma Commercial temperature 0 +70 Industrial temperature -40 +5 ºC LVCMOS DC Electrical Characteristics (Over Operating Conditions) V IH Input High Voltage - 2 - V DD+0.3 V V IL Input Low Voltage - -0.3-0. V I IH Input High Current V IN = V DD - - 45 µa I IL Input Low Current V IN = 0V -45 - - µa R PU Internal pull up resistance - - 120 - kohm R DN Internal pull down resistance - - 120 - kohm 3 www.pericom.com Rev B 05/05/15

Differential DC Input Characteristics (Over Operating Conditions) PI6CEQ20200 I IH I IL Input High Current, IN- - - 5 µa V IN = V DD=3.465V Input High Current, IN+ 45 µa Input Low Current, IN- -45 - - µa V IN = 0V Input Low Current, IN+ -5 - - µa V IH Input High Voltage 660 700 50 mv Single-ended swing V IL Input Low Voltage -150 0 mv HCSL DC Electrical Characteristics (Over Operating Conditions) V OH Output High Voltage - 660-50 mv V OL Output Low Voltage - - - 150 mv V CROSS Absolute Crossing Point Voltages - 250-550 mv ΔV CROSS Total variation of V CROSS overall edges - - - 140 mv I OH Output High Current w/475-ohm resistor. Connected between I REF pin and GND - - 14 - ma HCSL AC Switching Characteristics (*1, *2, *3) (Over Operating Conditions) F in Input Frequency - 90 100 110 MHz T r /T f Output Rise/Fall time Between 0.175V and 0.525V *2 175-700 ps ΔT r /ΔT f Rise and Fall Time Variation *2 - - - 125 ps T PD Propagation delay in PLL mode PLL is enabled 650 ps T PDBP Propagation delay in bypass mode PLL is bypassed 4.0 ns T skew Output-to-Output Skew *3 - - 10 ps T DC Output Duty Cycle *3-47 - 53 % J C-C Cycle to Cycle jitter Differential waveform 40 50 ps RMS jitter applying - - 3.1 ps PCIE Gen2 jitter mask *3 J HF-RMS Phase jitter, high frequency RMS jitter applying 0.61 1.0 ps PCIE Gen3 jitter mask *3 J LF-RMS Phase jitter, low frequency RMS jitter applying PCIE Gen2 jitter mask *3 - - 3.0 ps RMS jitter applying PCIE Gen3 jitter mask *3, commercial temp range only - 3.0 ps 4 www.pericom.com Rev B 05/05/15

HCSL AC Switching Characteristics (*1, *2, *3) (Over Operating Conditions) Continued.. PLL LBW PLL Loop Bandwidth PLL_BW_SEL=1 1.3 3 MHz PLL_BW_SEL=0 0.25 1 MHz T OEN OE enable time 100 ns T OEF OE disable time 100 ns T SQD Squelch detect time Notes: 1. Test configuration is Rs=33Ω, Rp=49.9Ω, and 2pF 2. Measurement is taken from Single Ended waveform. 3. Measurement is taken from Differential waveform. Input level is less than 150mV (single-ended) 50 ns HCSL Output Buffer Characteristics V DD (3.3V ± 5%) R O Slope ~ 1/Rs R OS I OUT Iout 0V 0.5V V OUT = 0.5V max Simplified diagram of current-mode output buffer HCSL Output Buffer Characteristics Symbol Minimum Maximum R O 3000Ω N/A R OS unspecified unspecified V OUT N/A 50mV 5 www.pericom.com Rev B 05/05/15

Configuration Test Load Board Termination for HCSL Output Rs 33Ω 5% Clock PI6CEQ20200 Rs 33Ω 5% Clock# 475Ω 1% Rp 49.9Ω 1% Rp 49.9Ω 1% 2pF 5% 2pF 5% Serial Data Interface This part is a slave only SMBus device that supports indexed block read and indexed block write protocol using a single 7-bit address and read/write bit as shown below. Address Assignment A6 A5 A4 A3 A2 A1 A0 W/R 1 1 0 1 0 1 0 0/1 Data Protocol (Write) 1 bit bits 1 bits 1 bits 1 bits 1 bits 1 1 bit Start bit Slave Addr: D4 Register offset Byte Count=N Data Byte 0 Data Byte N-1 Stop bit (Read) 1 bit bits 1 bits 1 1 bits 1 bits 1 bits 1 bits 1 1 bit Start bit Slave Addr: D4 Register offset Repeat start Slave Addr: D5 Data Byte Count=N Byte 0 Data Byte N-1 NOT Stop bit Note: 1.Register offset for indicating the starting register for indexed block write and indexed block read. Byte Count in write mode cannot be 0. 6 www.pericom.com Rev B 05/05/15

Data Byte 0: Control Register 7 SMB_EN SMBus enable RW Controlled by SMBus registers Controlled by device pins 1 6 RESERVED RW X 5 RESERVED RW X 4 RESERVED RW X 3 RESERVED RW X 2 RESERVED RW X 1 PLL_BW_SEL Select PLL Bandwidth RW Low BW High BW 1 0 PLL Bypass Select PLL bypass mode RW PLL bypass PLL enabled 1 Data Byte 1: Control Register 7 RESERVED RW X 6 RESERVED RW X 5 RESERVED RW X 4 RESERVED RW X 3 RESERVED RW X 2 RESERVED RW X 1 RESERVED RW X 0 RESERVED RW X Data Byte 2: Control Register 7 RESERVED RW X 6 RESERVED RW X 5 RESERVED RW X 4 RESERVED RW X 3 RESERVED RW X 2 RESERVED RW X 1 RESERVED RW X 0 RESERVED RW X 7 www.pericom.com Rev B 05/05/15

Data Byte 3: Control Register 7 RevID3 Revision ID R 0 6 RevID2 R 0 5 RevID1 R 0 4 RevID0 R 0 3 VENID3 Vendor ID R 0 2 VENID2 R 0 1 VENID1 R 0 0 VENID0 R 0 Data Byte 4: Control Register 7 Devicde ID R 0 6 R 0 5 R 0 4 R 0 3 R 0 2 R 1 1 R 1 0 R 0 Data Byte 5: Control Register 7 B57 Write to this register RW 0 6 B56 will control how many RW 0 bytes will be read back, 5 B55 default is 06=6 bytes. RW 0 4 B54 RW 0 3 B53 RW 0 2 B52 RW 1 1 B51 RW 1 0 B50 RW 0 www.pericom.com Rev B 05/05/15

Packaging Mechanical: 20-Pin TSSOP (L) DATE: 05/03/12 Notes: 1. Refer JEDEC MO-153F/AC 2. Controlling dimensions in millimeters 3. Package outline exclusive of mold flash and metal burr 12-0373 DESCRIPTION: 20-pin, 173mil Wide TSSOP PACKAGE CODE: L DOCUMENT CONTROL #: PD-1311 REVISION: F Ordering Information Ordering Code Package Code Package Type Operating Temperature PI6CEQ20200LE L Pb-free & Green, 20-pin 173-mil TSSOP 0 C to 70 C PI6CEQ20200LEX L Pb-free & Green, 20-pin 173-mil TSSOP, Tape & Reel 0 C to 70 C PI6CEQ20200LIE L Pb-free & Green, 20-pin 173-mil TSSOP -40 C to 5 C PI6CEQ20200LIEX L Pb-free & Green, 20-pin 173-mil TSSOP, Tape & Reel -40 C to 5 C Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ 2. E = Pb-free and Green 3. Adding an X suffix = Tape/Reel Pericom Semiconductor Corporation 1-00-435-2336 9 www.pericom.com Rev B 05/05/15