-State Buffer-Type Outputs Drive Bus Lines Directly Bus-Structured Pinout True Logic Outputs Package Optio Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 00-mil DIPs, and Ceramic Flat (W) Packages description These octal D-type traparent latches feature -state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable () input is high, outputs () respond to the data (D) inputs. When is low, the outputs are latched to retain the data that was set up. A buffered output-enable () input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components. does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A The SN4ALS7C and SN4AS7A are characterized for operation over the full military temperature range of C to 2 C. The SN74ALS7C and SN74AS7A are characterized for operation from 0 C to 70 C. FUNCTION TAB (each latch) INPUTS OUTPUT D L H H H L H L L L L X 0 H X X Z SN4ALS7C, SN4AS7A...J OR W PACKAGE SN74ALS7C, SN74AS7A... DW OR N PACKAGE (TOP VIEW) 2D D 4D D 6D 7D 8D GND 2 4 6 7 8 9 0 20 9 8 7 6 4 2 4 2 20 9 8 6 7 7 6 8 4 9 0 2 V CC 2 4 6 7 8 SN4ALS7C, SN4AS7A... FK PACKAGE (TOP VIEW) D 4D D 6D 7D 2D V CC 8D GND 8 7 2 4 6 PRODUCTION DATA information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Itruments Incorporated POST OFFICE BOX 60 DALLAS, TEXAS 726
SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A logic symbol logic diagram (positive logic) 2D D 4D D 6D 7D 8D 2 4 6 7 8 9 EN C 9 8 7 6 4 2 2 4 6 7 8 2 C To Seven Other Channels 9 This symbol is in accordance with ANSI/IEEE Std 9-984 and IEC Publication 67-2. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Voltage applied to a disabled -state output................................................... V Operating free-air temperature range, T A : SN4ALS7C........................... C to 2 C SN74ALS7C............................... 0 C to 70 C Storage temperature range....................................................... 6 C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. recommended operating conditio SN4ALS7C SN74ALS7C MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.. 4.. V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.7 0.8 V IOH High-level output current 2.6 ma IOL Low-level output current 2 24 ma tw Pulse duration, high 2 0 tsu Setup time, data before 0 0 th Hold time, data after 7 7 TA Operating free-air temperature 2 0 70 C 2 POST OFFICE BOX 60 DALLAS, TEXAS 726
SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SN4ALS7C SN74ALS7C MIN TYP MAX MIN TYP MAX VIK VCC = 4. V, II = 8 ma.2.2 V VCC = 4. V to. V, IOH = 0.4 ma VCC 2 VCC 2 VCC =4V 4. VOL VCC =4V 4. IOH = ma 2.4. V IOH = 2.6 ma 2.4.2 IOL = 2 ma 0.2 0.4 0.2 0.4 IOL = 24 ma 0. 0. IOZH VCC =. V, VO = 2.7 V 20 20 µa IOZL VCC =. V, VO = 0.4 V 20 20 µa II VCC =. V, VI = 7 V 0. 0. ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0.4 V 0. 0. ma IO VCC =. V, VO = 2.2 V 20 2 0 2 ma Outputs high 0 7 0 7 ICC VCC =. V Outputs low 24 24 ma Outputs disabled 6 27 6 27 All typical values are at VCC = V, TA = 2 C. The output conditio have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure ) V FROM (INPUT) TO (OUTPUT) VCC = 4. V to. V, CL = 0 pf, R = 00 Ω, R2 = 00 Ω, TA = MIN to MAX SN4ALS7C SN74ALS7C MIN MAX MIN MAX 2 20 2 4 D 2 7 2 4 8 6 20 8 24 6 9 tpzh 4 28 8 tpzl 4 2 4 8 tphz 2 20 0 tplz 26 For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. POST OFFICE BOX 60 DALLAS, TEXAS 726
SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Voltage applied to a disabled -state output................................................... V Operating free-air temperature range, T A : SN4AS7A............................. C to 2 C SN74AS7A................................. 0 C to 70 C Storage temperature range....................................................... 6 C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. recommended operating conditio SN4AS7A SN74AS7A MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.. 4.. V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V IOH High-level output current 2 ma IOL Low-level output current 2 48 ma tw* Pulse duration, high. 4. tsu* Setup time, data before 2 2 th* Hold time, data after TA Operating free-air temperature 2 0 70 C * On products compliant to MIL-STD-88, Class B, this parameter is based on characterization data but is not production tested. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SN4AS7A SN74AS7A MIN TYP MAX MIN TYP MAX VIK VCC = 4. V, II = 8 ma.2.2 V VCC = 4. V to. V, IOH = 2 ma VCC 2 VCC 2 VCC =4V 4. VOL VCC =4V 4. IOH = 2 ma 2.4.2 V IOH = ma 2.4. IOL = 2 ma 0.28 0. IOL = 48 ma 0. 0. IOZH VCC =. V, VO = 2.7 V 0 0 µa IOZL VCC =. V, VO = 0.4 V 0 0 µa II VCC =. V, VI = 7 V 0. 0. ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0.4 V 0. 0. ma IO VCC =. V, VO = 2.2 V 0 2 0 2 ma Outputs high 6 9 6 9 ICC VCC =. V Outputs low 90 90 ma Outputs disabled 6 06 6 06 All typical values are at VCC = V, TA = 2 C. The output conditio have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. V 4 POST OFFICE BOX 60 DALLAS, TEXAS 726
switching characteristics (see Figure ) SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A FROM (INPUT) TO (OUTPUT) VCC = 4. V to. V, CL = 0 pf, R = 00 Ω, R2 = 00 Ω, TA = MIN to MAX SN4AS7A SN74AS7A MIN MAX MIN MAX 8 D 8 7 6 6. 6 4 9 4 7. tpzh 2 8 2 6. tpzl 4 4 9. tphz 2 8 2 6. tplz 2 8 2 7 For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. POST OFFICE BOX 60 DALLAS, TEXAS 726
SN4ALS7C, SN4AS7A, SN74ALS7C, SN74AS7A MEASUREMENT INFORMATION SERIES 4ALS/74ALS AND 4AS/74AS DEVICES VCC 7 V RL = R = R2 S RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-PO OUTPUTS LOAD CIRCUIT FOR OPEN-COLCTOR OUTPUTS LOAD CIRCUIT FOR -STATE OUTPUTS Timing Input High-Level Pulse Data Input tsu th Low-Level Pulse tw SETUP AND HOLD TIMES PULSE DURATIONS Output Control (low-level enabling) Waveform S Closed (see Note B) tpzl tphz tplz VOL tpzh Waveform 2 S Open (see Note B) 0 V ENAB AND DISAB TIMES, -STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) VOL VOL PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. When measuring propagation delay items of -state outputs, switch S is open. D. All input pulses have the following characteristics: PRR MHz, tr = tf = 2, duty cycle = 0%. E. The outputs are measured one at a time with one traition per measurement. Figure. Load Circuits and Voltage Waveforms 6 POST OFFICE BOX 60 DALLAS, TEXAS 726
IMPORTANT NOTICE Texas Itruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditio of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITAB FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance or customer product design. TI does not warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not cotitute TI s approval, warranty or endorsement thereof. Copyright 998, Texas Itruments Incorporated