CMOS LOGICOS SERIE 4000

Similar documents
74 HCT SMD Stückpreis in EUR inkl. 20% MWSt. Artikelnr. Artikelbezeichnung ab 1 Stk. 0,30 0,30 0,40 0,30 0,35 0,40 0,40 0,40 0,40 0,40 0,60 0,40

HCC40xxx HCC45xxx Rad-hard high voltage CMOS logic series Features Description

HCC40xxx, HCC45xxx. Rad-hard, high voltage, CMOS logic series. Description. Features

END-TERM EXAMINATION

HCC40xxx HCC45xxx. Rad-hard, high voltage, CMOS logic series. Description. Features

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

Scheme G. Sample Test Paper-I

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

Selection Information FAST/LS TTL FAST AND LS TTL

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

Single, dual, or triple gate functions in small footprint packages

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

Hours / 100 Marks Seat No.

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Digital logic fundamentals. Question Bank. Unit I

PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

Injntu.com Injntu.com Injntu.com R16

Systems Programming. Lecture 2 Review of Computer Architecture I

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

Code No: R Set No. 1

ELCT 501: Digital System Design

(ii) Simplify and implement the following SOP function using NOR gates:

Computer Architecture: Part III. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

DIRECTORATE OF DISTANCE EDUCATION COMPUTER ORGANIZATION AND ARCHITECTURE/INTRODUCTION TO COMPUTER ORGANIZATION AND ARCHITECTURE

Code No: R Set No. 1

MLR Institute of Technology

COPYRIGHTED MATERIAL INDEX

1. Mark the correct statement(s)

COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

Code No: 07A3EC03 Set No. 1

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

DE Solution Set QP Code : 00904

Number Systems UNIT. Learning Objectives. 1.0 Introduction

DIGITAL ELECTRONICS. P41l 3 HOURS

10EC33: DIGITAL ELECTRONICS QUESTION BANK

Code No: R Set No. 1

CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

Digital Logic Design Exercises. Assignment 1

Single, dual, or triple gate logic functions in small footprint 10-pin leaded packages

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

DIGITAL ELECTRONICS. Vayu Education of India

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

R10. II B. Tech I Semester, Supplementary Examinations, May

Hours / 100 Marks Seat No.

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Single, dual, or triple gate functions in small footprint leadless packages

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

Combinational Circuits

LABORATORY MANUAL VLSI DESIGN LAB EE-330-F

Ripple Counters. Lecture 30 1

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

NOTIFICATION (Advt No. 1/2018) Syllabus (Paper III)

This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

University of Technology

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

1. Draw general diagram of computer showing different logical components (3)

ericssonz LBI-38616B MAINTENANCE MANUAL FOR MTD TM SERIES AND DATA RADIO LOGIC BOARD 19D902151G3 DESCRIPTION CIRCUIT ANALYSIS TABLE OF CONTENTS


TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

UNIVERSITY POLYTECHNIC B.I.T., MESRA, RANCHI. COURSE STRUCTURE (W.E.F Batch Students) (Total Unit 7.5) Sessional Unit Code. Theory Unit Course

Reference Sheet for C112 Hardware

Input/Output Ports and Interfacing

UNIT- V COMBINATIONAL LOGIC DESIGN

Computer Arithmetic andveriloghdl Fundamentals

Lab 16: Data Busses, Tri-State Outputs and Memory

1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.

Chapter 4. Combinational Logic

Written exam for IE1204/5 Digital Design Thursday 29/

Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

Digital System Design with SystemVerilog

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

1 Overview. Standard Products Application Note 8-bit MSI & 16-bit Logic Products with Unused or Floating Logic Inputs

Chapter 4: Combinational Logic

2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

VALLIAMMAI ENGINEERING COLLEGE

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

CS303 LOGIC DESIGN FINAL EXAM

Philadelphia University Department of Computer Science. By Dareen Hamoudeh

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

3. Implementing Logic in CMOS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

SEMESTER SYSTEM, PROPOSED SCHEME FOR B.Sc. (ELECTRONICS), B.Sc. (ELECTRONICS MAINTENANCE)

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Transcription:

CMOS LOGICOS SERIE 4000 Precios vigentes hasta el 30-12-2017. No incluyen el IVA Código Part # Descripción Precio Neto Unitario Foto Ref. 14 CD4001 Quad 2-Input NOR Buffered B Series Gate / PDIP-14 $ 286 A-6-2 CD4001BCM Quad 2-Input NOR Buffered B Series Gate / SOIC-14 $ 370 15 CD4002 Dual 4-Input NOR Gate / PDIP-14 $ 378 16 CD4011 Quad 2-Input NAND Buffered B Series Gate / PDIP-14 $ 370 P-4-14 CD4011BCM Quad 2-Input NAND Buffered B Series Gate / SOIC-14 $ 311 17 CD4012 Dual 4-Input NAND Gate / PDIP-14 $ 328 1240 CD4013 Dual D Type Flip-Flop / PDIP-14 $ 311 18 CD4015 Dual 4-Bit Shift Register / $ 487 19 CD40 Quad Bilateral Switch / PDIP-14 $ 328

A-6-9 CD40BCM Quad Bilateral Switch / SOIC-14 $ 311 P-37-6 CD4017 Decade Counter with 10 Decoded Outputs / $ 353 A-6-11 CD4017BM Decade Counter with 10 Decoded Outputs / SOIC- $ 311 1170 CD4018 Presettable Divide By- N- Counter / $ 487 1277 CD4019 Cuadruple AND/OR Select Gate / $ 403 A-6-14 CD4020 14 Stage Binary Counter/Dividers / A-6-15 CD4021 8 Stage Static Shift Register / PDIP- A-7-1 CD4021BM 8 Stage Static Shift Register / SOIC- $ 378 A-7-2 CD4022 Octal Counter with 8 Decoded Outputs / A-7-3 CD4023 Triple 3-Input NAND Gate / PDIP-14 $ 462

1157 CD4024 7 Stage Binary Counter/Dividers / PDIP-14 A-7-5 CD4025 Triple 3-Input NOR Gate / PDIP-14 $ 403 H-9-13 CD4026BE Decade Counter-Divider / $ 479 A-7-6 CD4027 Dual JK Master-Slave Flip-Flops / A-7-7 CD4027BM Dual JK Master-Slave Flip-Flops / SOIC- $ 311 A-7-8 CD4028 BCD to Decimal Decoder / A-7-9 CD4029 BCD Up/Down Counter / $ 387 A-7-10 CD4030 Quad Exclusive OR Gate / PDIP-14 $ 328 A-7-11 CD4040 12 Stage Binary Counter/Dividers / A-7-12 CD4040BM 12 Stage Binary Counter/Dividers / SOIC- $ 328

A-7-13 CD4042 Quad Clocked D Latch / A-7-14 CD4043 Quad NOR R/S Latches / A-7-15 CD4044 Quad NAND R/S Latches / A-8-1 CD4046 Micropower Phase-Locked Loop / $ 403 A-8-2 CD4046BCM Micropower Phase-Locked Loop / SOIC--Wide $ 328 P-37-7 CD4047 Low Power Monostable / Astable Multivibrator / PDIP-14 A-8-3 CD4047BM Low Power Monostable / Astable Multivibrator / SOIC-14 A-8-4 CD4049 Hex Inverting Buffer / $ 353 A-8-5 CD4049UB Hex Inverting Buffer / SOIC- $ 378 1307 CD4050 Hex Non-Inverting Buffer / $ 370

A-8-7 CD4050BCM Hex Non-Inverting Buffer / SOIC- $ 403 1156 CD4051 Single 8 Channel Analog Multiplexer- Demultiplexer / A-8-9 CD4051BM Single 8 Channel Analog Multiplexer- Demultiplexer / SOIC- $ 378 1157 CD4052 Single 8 Channel Analog Multiplexer- Demultiplexer / A-8-11 CD4053 Triple 2 Chann. Analog Multiplexer- Demultiplexer / $ 361 A-8-12 CD4053BM Triple 2 Chann. Analog Multiplexer- Demultiplexer / SOIC- $ 328 1104 CD4054 BCD to 7 segment, decoder, Display Driver / P-29-10 CD4055 LCD Drivers BCD to 7 Segment / $ 571 1103 CD4056 BCD to 7 segment, Decoder, Display Driver / $ 664 A-8-13 CD4060 14 Stage Ripple Carry Binary Counters / $ 378

A-8-14 CD4066 Quad Bilateral Switch / PDIP-14 $ 328 A-8-15 CD4066BM Quad Bilateral Switch / SOIC-14 $ 319 A-9-1 CD4068 8 Input NAND/AND Gate / PDIP-14 $ 403 A-9-2 CD4069 Hex Inverter / PDIP-14 $ 353 A-9-3 CD4070 Quad Exclusive-OR and Exclusive- NOR Gate / PDIP-14 $ 353 A-9-4 CD4071 Quad 2 Input OR Gate / PDIP-14 $ 353 A-9-5 CD4072 Dual 4 Input OR Gate / PDIP-14 $ 353 A-9-6 CD4073 Triple 3 Input AND Gate / PDIP-14 $ 378 A-9-7 CD4075 Triple 3 Input OR Gate / PDIP-14 $ 361 A-9-8 CD4076 4 Bit D Type Registers / $ 353

A-9-9 CD4077 Quad Exclusive-OR and Exclusive- NOR Gate / PDIP-14 $ 370 A-9-10 CD4078 8 Input NOR/OR Gate / PDIP-14 $ 403 A-9-11 CD4081 Quad 2 Input AND Gate / PDIP-14 $ 370 A-9-12 CD4082 Dual 4 Input AND Gate / PDIP-14 $ 378 A-9-13 CD4093 Quad 2 Input NAND Schmitt Triggers / PDIP-14 $ 378 A-9-14 CD4093BCM Quad 2 Input NAND Schmitt Triggers / SOIC-14 $ 269 A-9-15 CD4094 8 Stage Shift and Store Bus Register / $ 361 A-10-1 CD4094BM 8 Stage Shift and Store Bus Register / SOIC- $ 319 A-10-2 CD4098 Dual Monostable Multivibrator / PDIP- $ 479 A-10-3 CD4099 8 Bit Addressable Latch / $ 471

A-10-4 CD40106 Hex Schmitt Triggers / PDIP-14 $ 353 A-10-5 CD40106BM Hex Schmitt Triggers / SOIC-14 $ 328 A-10-6 CD40109 Quad Low to High Voltage Level Shifter / $ 462 P-36-7 CD40174 CMOS Hex "D" type Flip-Flop / PDIP- $ 361 1171 CD40193B CMOS Presettable Up/Down Counters (Dual Clock with Reset) / A-10-7 CD4503 Hex Buffer / $ 580 P-29-8 CD4510 CMOS Presettable Up/Down Counters / $ 588 A-10-8 CD4511 BCD to 7 Segment Latch Decoder Drivers / A-10-9 CD4512 8 Channel Data Selector / $ 824 G-11-5 CD4514BM CMOS 4 Bit Latch 4 to Line Decoders / SOIC-24 $ 546

A-10-10 CD45 Presettable Up-Down Counters / A-10-11 CD4518 CMOS 8-Bit Priority Encoder / PDIP- A-10-12 CD4520 Dual Binary Up-Counter / $ 571 A-10-13 CD4521 24 Stage Frequency Divider / $ 487 A-10-14 CD4528 Dual Monostable Multivibrator / PDIP- $ 403 A-10-15 MC14528BDG Dual Monostable Multivibrator / SOIC- A-11-15 CD4532 CMOS 8-Bit Priority Encoder / PDIP- $ 664 A-11-1 CD4536 Programmable Timer 24 Stages / $ 403 A-11-3 MC14538BDG Dual Precision Monostable / SOIC- $ 353 A-11-4 CD4541 Programmable Timer / PDIP-14 $ 328

A-11-5 MC14541BDG Programmable Timer / SOIC-14 A-11-6 CD4543 BCD 7 Segment Lacht Decoder- Driver for LCD / $ 462 A-11-7 MC14543BDG BCD 7 Segment Lacht Decoder- Driver for LCD / SOIC- $ 824 G-6-14 MC14572UBCPG Logic Gates 3-18V CMOS Hex Gate / $ 479 A-11-8 CD4555 Dual Binary to 1 of 4 Decoder- Demultiplixers / A-11-10 CD4585 4 Bit Magnitude Comparator / $ 454 Cotizaciones: info@hmtechtronic.cl

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback