DisplayPort 1.4 Webinar

Similar documents
Tektronix Innovation Forum

DisplayPort Testing Challenges

DisplayPort Solutions-Customer Presentation

DisplayPort 1.4 and Type-C Compliance/Debug Solution

DisplayPort 1.2 Automated Conformance Test Solutions

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

DisplayPort Compliance Test Update

Teledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing

Test Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

Type-C Technologies and Solutions

Compliance test method and detailed spec for -USB3.0. Tektronix Korea YJ.PARK

PCI Express 4.0. Electrical compliance test overview

新一代顯示介面之驗證與測試. Brian Chen 太克科技應用工程師

Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort

PCI Express Link Equalization Testing 서동현

How to Debug USB 3.1 Gen 1 & Gen 2 Electrical Compliance Failures APPLICATION NOTE

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

泰克 2014 年春季创新论坛 数字高清接口 HDMI2.0/DP1.2 的测试挑战以及解决方案

HDMI Solution. U N Vasudev - Strategic Product Planner

Achieving PCI Express Compliance Faster

5 GT/s and 8 GT/s PCIe Compared

High Speed Design Testing Solutions

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

PCI Express Transmitter Compliance and Debug

Virtex-6 FPGA GTX Transceiver Characterization Report

Raj Kumar Nagpal, R&D Manager Synopsys. Enabling Higher Data Rates and Variety of Channels with MIPI D-PHY

PCI Express 4.0 Test Solution

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

PCI Express 3.0 Testing Approaches for PHY and Protocol Layers

ADS USB 3.1 Compliance Test Bench

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

PCI Express Rx-Tx-Protocol Solutions

Addressing USB Type-C TM transmitter receiver and cable test challenges 有效克服 USB Type-C TM 發射器 接收器及纜線的測試挑戰

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

PCI Express Application Software

Comprehensive USB 3.1 Test Suite

USB3.1 Type-C Transmitter and Receiver Solutions USBSSP-TX, USB-TX, BSAUSB31, BSXUSB31, GRL-USB-PD

Provides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.

Keysight N5990A-155 Display Port. User Guide

N1014A SFF-8431 (SFP+)

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

PCIe 3.0 Compliance Testing Dan Froelich Serial Enabling Workgroup Co-Chair

VESA Display Standards Updates

SFF-8431 SFP+ Technology

Validating Next Generation HDMI and MHL Interfaces. U N Vasudev - Strategic Product Planner

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

PCI Express Transmitter Compliance and Debug

Design Guidelines for Intel FPGA DisplayPort Interface

PCI Express Transmitter Compliance and Debug DPO/MSO Series Option PCE3 Datasheet

HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP

DisplayPort * Interposer Test Fixture

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

R&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures

Automated USB 3.0 Receiver and Transmitter Solutions

SV3C DPRX MIPI D-PHY Analyzer. Data Sheet

Keysight U7232E DisplayPort Electrical Performance Validation and Compliance Software

10 THINGS TO KNOW ABOUT PCIe. ebook

Thunderbolt over Type-C Overcoming Test Challenges

PCI Gen3 (8GT/s) Receiver Test

LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

Enabling MIPI Physical Layer Test

USB 3.0 Receiver Compliance Testing

Master your next PCIe test PCI Express J-BERT M8020A High-Performance BERT. Application Brief

USB3.1 Type-C Transmitter and Receiver Solutions USBSSP-TX, USB-TX, USB-RMT, BSAUSB31, BSAUSB3, GRL-USB-PD

PCI Express Electrical Basics

PCI Express Transmitter Compliance/Debug Solution DPO-MSO70000 Option PCE3-PCE4 Datasheet

DISPLAYPORT TECHNOLOGY UPDATE. Jim Choate VESA Compliance Program Manager June 15, 2017

QPHY-PCIE (Gen1 and Gen2) Operator s Manual

Debugging and Compliance Testing of Serial Designs

Memory Interface Verification and Debug. Analog Validation Presentation

Provides information for this release. Describes added functions for this release. Describes bug fixes in the released software version.

Serial ATA Gen2 Jitter Tolerance Testing

QPHY-PCIE3 Operator s Manual

TekExpress 400G-TXE Electrical Compliance Solution for Real Time Oscilloscopes Printable Application Help

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

802.3cb PMD and Channel. Anthony Calbone 3/14/2016

ASNT_MUX64 64Gbps 2:1 Multiplexer

Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Keysight N4880A Reference Clock Multiplier

COMPLIANCE STATEMENT

QPHY-USB3.1-TX-RX. Instruction Manual

Keysight N5990A-104 Test Automation Software Platform for Thunderbolt. User Guide

Board Design Guidelines for PCI Express Architecture

Advanced Jitter Analysis with Real-Time Oscilloscopes

Agilent Technologies U7243A USB 3.0 Superspeed Electrical Performance Validation and Compliance Software for the Infiniium Series Oscilloscopes

Serial ATA International Organization

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

PCIe Certification Guide for i.mx 6Dual/6Quad and i.mx 6Solo/6DualLite

Transcription:

DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1

Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and A TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 2

DisplayPort Basics 3

DisplayPort Standards Standards DP 1.2 May, 2012 DP over Type-C Spec Aug, 2015 DP 1.4 Spec Feb, 2016 Hot Plug Detect (HPD) signal line Initiates communication Main-Link Uncompressed video and audio Auxiliary channel (AUX CH) Link management and device control TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 4

Advantages Royalty Free MST Type-C connectivity 8K uncompressed Video (DP 1.4) Simpler Cables DP to HDMI, DVI, VGA adopters TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 5

Transmitter Testing 6

Compliance Test Points TP1: at the pins of the transmitter device TP2: at the test interface on a test access fixture near end TP3: at the test interface on a test access fixture far end TP3_EQ: TP3 with equalizer applied TP4: at the pins of a receiving device NORMATIVE test points INFORMATIVE test points TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 7

TX Measurements DP 1.4 CTS Standard Tests Skew Tests Level Verification Aux Tests SSC 3.1 Eye-diagram Testing 3.10 AC Common Mode Noise 3.11 Non ISI Jitter Measurements 3.12.1 Total Jitter (TJ) and Deterministic (DJ) Measurements 3.12.2 Random Jitter (RJ) Measurements 3.14 Main Link Frequency Compliance 3.4 Inter Pair Skew Test 3.5 Intra-Pair Skew Test 3.2 Non Pre-Emphasis Level Verification Testing 3.3 Pre-Emphasis Level Verification Testing 8.1 AUX Manchester Channel Eye Test 8.2 AUX Manchester Channel Sensitivity Test 8.5 AUX Inrush Test 3.15 Spread Spectrum Modulation Frequency 3.16 Spread Spectrum Modulation Deviation 3.17 df/dt Spread Spectrum Deviation HF Variation TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 8

DP 1.4 vs DP 1.2 Comparison Test ID DP 1.2 DP 1.4 Highest Speed 5.4 Gbps (HBR2) 8.1 Gbps (HBR3) Recommended scope bandwidth 12.5 GHz 16 GHz (min 12.5 GHz) 3.1 Eye Diagram Test Test Point TP3_Eq TP3_Eq Pattern Comp Eye TPS4 CTLE Single Multiple, optimized CTLE + DFE setting to be used for measurement DFE No Yes Cable Model HBR2 Cable Model (s4p), ~17dB loss HBR3 Cable Model (s4p), ~11dB loss Eye Opening 90 mv 90 mv Maximum TX Total Jitter 0.62 UI 0.5 UI TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 9

DP 1.4 Eye Diagram Changes HBR3 Worst Case Cable Find the optimal CTLE and DFE, and create a waveform using this value. Use these values for performing the eye diagram measurement. Note down the optimal CTLE used, and create a new waveform using this CTLE. Use this waveform for performing jitter (TJ) measurement TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 10

Transmitter Test Challenges 11

TX Testing Workflow X Configure Scope Setup X Configure DUT DUT - ON TIME X Automate DUT to generate patterns DP Testing Acquire Analyze Report X X X X Capture and save waveforms Load acquired waveform Run Measurements Display measured values Create reports in user defined format (.csv,.pdf,.mht) DUT - OFF DUT is available for other testing TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 12

Importance of Characterization DUT Fails Compliance Tests What next? Root Cause Analysis? How easy is it to change the configuration? True vs False Failures? How do you ensure repeatability of measurements? Running only failed tests again TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 13

Why Save Waveforms? These sites capture/analyze DP waveforms Japan India China Japan India China These sites can also analyze DP waveforms acquired elsewhere TYPICAL USE CASE Design and Test teams are located in different regions Customers want Tektronix to look into root cause Comparison of previous data with latest one TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 14

How to Debug Compliance Failures? DPOJET - Industry best general purpose signal analysis tool Includes the standard specific modules Support for up to 99 measurement analysis on single acquisition Comprehensive Measurements for Jitter Analysis Noise Analysis Eye Analysis Amplitude Analysis Timing Analysis Period / Frequency DPOJET DP 1.4 PLUGIN Quickly analyze measurements before performing automated testing Vary measurement parameters and monitor behavior Add different plots to get deep insight into DUT characteristics Generate DPOJET reports for reference TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 15

Importance of Channel Analysis PROBLEMS WITH CHANNEL BEHAVIOR Inability to probe at required location in signal path Reflections, cross-coupling, fixture losses, cables, and probe effects Closed eye analysis Understand the effect of changing a components Compliance standards mandate eye analysis at various test points SDLA FEATURES Enables virtual probing through test points Remove the effects of the cables, probes and fixtures Open a closed eye Output results to Math/Ref channels Analyze up to 8 cascaded blocks at once Model each block through different techniques Move and visualize each test point in the block using plots TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 16

Accessing Test Points CHALLENGES Differential and Single-ended tests require connection changes Early eval boards require probing on PCB and Production DUTs require probing using DP Fixtures De-embed the probe effects for accurate measurements P7720 PROBES TriMode input enables single-ended or differential measurements with single connection Probe can be quickly changed from high impedance to 50Ω S-parameters in adapter for automatic de-embedding of the probe effects Bandwidth up to 20GHz - Supports HDMI v2.1, DisplayPort v1.4, MIPI M-PHY standards P7720 probe with browser tips TriMode input enables single-ended or differential measurements with 1 connection TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 17

Putting It All Together Browser tip of P7720 probe DisplayPort Sample Circuit Dock Use DPOJET plugins to quickly measure DP tests Processor Switch Re-Timer DP Connector DisplayPort fixture SMA adapter TekExpress DP application to perform compliance measurements Solder-in tip of P7720 probe Use SDLA to de-embed each test point along the signal trace P7720 probe TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 18

Automating DisplayPort 1.4 TX Tests TEKEXPRESS DP1.4 UPDATES Execution mode : Live or pre-recorded CTS versions : DP1.4, DP 1.2 Connector Type Standard or Type-C DUT Settings DUT Automation Manual or DPR-100 Lane selection or switch matrix Optional Signal Validation TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 19

New Features and Benefits Perform Repeatability testing to monitor consistency of DUT behavior Generate and group reports by different categories Compliance Report Generation as per CTS requirement and detailed report as per current execution Optionally delete waveforms after execution TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 20

Avoiding Manual Intervention During Testing Framework support for RF switch Auto Detects the Keithley and Gigatronics switch on the GPIB/LAN interface De-embed using filter files with multiple deembed options (per relay, per input, etc.) Operates with TekExpress and DPOJET (Debug Mode) Save/recall switch configurations Graphical view with print option to support hardware wiring Graphical view integration with TekExpress report Built-in error handling to support easy and errorfree configuration Support for custom input labels such as Lane, Port, etc. via XML file edits. Programmatic interface to support scripting and easy integration into user s automation environment. TekExpress Framework with switch matrix support Keithley S46T series Gigatronics ASCOR 8900 series TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 21

Why Test Times Matter? Parameters Combinations Bit Rates RBR, HBR, HBR2, HBR3 Patterns D10.2, PRBS7, COMPEYE, PLTPAT Pre-Emphasis 0dB, 3.5dB, 6dB,9.5dB Levels 400mV, 600mV, 800mV, 1200mV Lane Width 1,2,4 SSC On (If DUT supports) Real world benchmarking HBR2 Test times > 11 hours Tektronix Results HBR2 Test times ~ 6 hours Test Waveforms Eye Diagram 88 Pre-Emphasis 320 Non-Pre-Emphasis 32 Total Jitter 112 ~126 acquired signals for DP1.4 Normative Measurements per lane. X4 lanes results in 504 automated acquisitions per DUT TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 22

DisplayPort Type-C Updates 23

Introducing Single Fixtures for Type-C Testing Tektronix Exclusive TBTCAM Fixture Single fixture for TBT, USB and DP testing Supports TBT4, USB Gen 1 & Gen 2 and DP 1.4 Integrates Alt-mode capability for DP/TBT Supports high speed and aux measurements for DisplayPort Performance correlated with USB-IF fixture Simulates software flip for USB testing TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 24

Simplified DP Type-C TX Test Setup Integration of TBTCAM fixture simplifies test setup Eliminates the need for additional controllers TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 25

Receiver Testing 26

Receiver Test Overview Calibration Frequency Range (SJ): 2MHz, 10MHz, 20MHz, 100MHz Injected Jitter: ISI, RJ and SJ Link Training Frequency Lock Symbol Lock RX Compliance Jitter Tolerance Test TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 27

Receiver Test Procedure Option : GRL-DP14-SINK Step-1 : Calibration Step-2 : RX Compliance Testing TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 28

DP 1.4 vs DP 1.2 Comparison Parameters DP 1.2 (HBR2) DP 1.4 (HBR3) Max. Data Rate Calibration HBR2 HBR3 Calibration Test Points TP2/TP3 TP1 and TP2/TP3 Eye Height Calibration CTLE only CTLE + DFE Unit Interval 185 ps 123 ps RX Differential Peak-to-Peak EYE Voltage 70 mv 75 mv Minimum Receiver EYE Width 0.38 UI 0.35 UI Eye pattern Measured at 1E-9 using Comp Eye pattern Measured at 1E-9 using TPS4 pattern DC Common Mode Voltage Source No Yes ISI 220 mui 240 mui Random Jitter (RMS) 16.7 mui 13 mui Jitter Closed-Loop Tracking Bandwidth 10 MHz 15 MHz SJ (Fixed) @ 200 MHz 100 mui 150 mui TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 29

Simplify and Accelerate RX Testing INTRODUCING BSX SERIES Provides error location analysis Error locations Error Patterns Unique debugging information Gen4 Datacenter Standards are driving Changes in Receiver Testing Needs BERTs used in Gen 4 receiver testing must participate in handshaking to ensure proper test configuration Up to 32 Gb/s in the case of the BSX320 version No external mux/demux required Time-correlated and flexible eye diagram Automation solutions to provide test configuration and calibration support for a broad range of standards PCIe, USB, TBT and DisplayPort Performs handshaking with DUTs to support equalization link training to optimize the TX equalization prior to performing tests Configuration Wizard simplifies instrument set-up Automation of both scope and BERT to provide quick and accurate calibrations BSX-series BERTScope Gen3/4 BASE BSX125, 12.5 Gb/s maximum data rate BSX240, 24 Gb/s maximum data rate BSX320, 32 Gb/s maximum data rate www.tektronix.com/bsx TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 30

DisplayPort Test Solutions Electrical Protocol DP 1.2/1.4 Type-C TX Integrated Switch Matrix TBTCAM Type-C fixture Tx DisplayPort DisplayPort 1.4 (8.1 Gbps) DisplayPort Type-C Tx DP 1.2 Scope based protocol decode DP 1.2/1.4/Type-C RX Rx Specification Roadmap Tektronix Roadmap TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 31

Information & Resources for DisplayPort http://www.tek.com/displayport-0 Application Notes Methods of Implementation Serial Configurator Webinar Thank you for attending the presentation! TEKTRONIX DISPLAYPORT 1.4 WEBINAR, 2017 32