What Do Embedded Instruments Look Like? Jeff Rearick, Agilent Technologies

Similar documents
1687 Proposed Hardware Architecture Summary Update v7.0 June 25, 2007 IEEE 1687 IJTAG HW Proposal

Overview the Proposed IEEE P1500 Scaleable Architecture for Testing Embedded Cores

Chapter 1. Introduction. System-on-Chip Test Architectures Ch. 1 Introduction - P. 1 EE141

IEEE P1500, a Standard for System on Chip DFT

IEEE P1687 (IJTAG) Status

Chapter 2 Why use the IEEE 1500 Standard?

Testable SOC Design. Sungho Kang

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. Embedded Core Testing (ΙΕΕΕ SECT std) 2

Mixed Signal IC Testing. Mixed Signal DFT. IEEE Std 蘇朝琴國立交通大學電機工程學系. Mixed Signal IC Testing. IEEE Std. 1149

Chapter 8 Test Standards. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

A Unified DFT Architecture for use with IEEE and VSIA/IEEE P1500 Compliant Test Access Controllers

Aeroflex Colorado Springs Application Note

Using Mentor Questa for Pre-silicon Validation of IEEE based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation

TEST SCHEDULING OPTIMIZATION FOR EMBEDDED CORE TESTING

Al Crouch ASSET InterTech InterTech.com

BA-BIST: Board Test from Inside the IC Out

Securing IEEE Standard Instrumentation Access by LFSR Key

A Research Paper on Designing a TAP(Test Access Port)

Jin-Fu Li. Department of Electrical Engineering. Jhongli, Taiwan

THE CORE TEST WRAPPER HANDBOOK

IJTAG (Internal JTAG): A Step Toward a DFT Standard

Boundary Scan Tutorial. A tutorial prepared by Dr R G Ben Bennetts, DFT Consultant. Tel: Welcome!!

Boundary Scan Implementation

Design and Optimization of Test Architecture for IP Cores on SoC Based on Multi-objective Genetic Algorithm

Industry Standards and Their Importance

Wednesday 3/12/14 10:30am

Making it Harder to Unlock an LSIB: Honeytraps and Misdirection in a P1687 Network

Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly

9. IEEE (JTAG) Boundary-Scan Testing for Stratix II and Stratix II GX Devices

SoC Design Lecture 14: SoC Testing. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology

IEEE JTAG Boundary Scan Standard

Boundary-Scan Tutorial

8. JTAG Boundary-Scan Testing in MAX V Devices

Digital Integrated Circuits

Guidelines for Chip Design For Test (DFT) Based on Boundary Scan or JTAG

P1149.1A Extensions to IEEE-STD

DFT Trends in the More than Moore Era. Stephen Pateras Mentor Graphics

Keysight Technologies Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of PCBA

Section 33. Programming and Diagnostics

Scan chain encryption in Test Standards

SECTION 11 JTAG PORT

AGM CPLD AGM CPLD DATASHEET

Gain and Equalization Adaptation to Optimize the Vertical Eye Opening in a Wireline Receiver. D. Dunwell and A. Chan Carusone University of Toronto

Boundary-scan test for structural fault detection

IJTAG Compatibility with Legacy Designs - No Hardware Changes

Boundary Scan. Sungho Kang. Yonsei University

COEN-4730 Computer Architecture Lecture 12. Testing and Design for Testability (focus: processors)

Abstract. 1 Introduction. 2 Time Domain Multiplexed TAM

Don t Forget to Lock your SIB: Hiding Instruments using P1687 1

ACU6. Technical Reference Manual. Specifications Interfacing Dimensions. Document topics. ANSARI Controller Unit Type 6 technical reference manual

microsparc-iiep TM Introduction to JTAG Boundary Scan

SRAM-based FPGA designed for Space use

JTAG and I 2 C on ELMB

AMchip architecture & design

Description of Circuit. Fine Time Measurement : LVDS Receiver/Dribver. Production Readiness Review ATLAS Muon TDC (AMT)

A Built-in Self-Test for System-on-Chip

SoC Design Flow & Tools: SoC Testing

3D-IC is Now Real: Wide-IO is Driving 3D-IC TSV. Samta Bansal and Marc Greenberg, Cadence EDPS Monterey, CA April 5-6, 2012

Board-level testing and IEEE1149.x Boundary Scan standard. Artur Jutman

P High Speed JTAG debug using a fire hose rather than a straw

Mentor Graphics Tools for DFT. DFTAdvisor, FastScan and FlexTest

Contents 1 Basic of Test and Role of HDLs 2 Verilog HDL for Design and Test

1 Copyright 2013 Oracle and/or its affiliates. All rights reserved.

Boundary Scan: Technology Update

72-Mbit QDR -IV HP SRAM

SmartDebug for Software v11.7

72-Mbit QDR -IV XP SRAM

Fault management in an IEEE P1687 (IJTAG) environment. Erik Larsson and Konstantin Shibin Lund University Testonica Lab

Connecting Spansion SPI Serial Flash to Configure Altera FPGAs

SISTEMI EMBEDDED AA 2012/2013 JTAG CIRCUITRY JTAG DEBUG MODULE JTAG-UART PERIPHERAL

Sophon SC1 White Paper

Betrouwbare Elektronica ontwerpen en Produceren

BOUNDARY-SCAN: AN INTRODUCTION. by James Stanbridge, Sales Manager of JTAG Technologies

JTAG TAP CONTROLLER PROGRAMMING USING FPGA BOARD

Defining a New High-Speed, Multi-Protocol SerDes Architecture for Advanced Nodes

Overview of Debug Standardization Activities

SSoCC'01 4/3/01. Specific BIST Architectures. Gert Jervan Embedded Systems Laboratory (ESLAB) Linköping University

VLSI Testing. Lecture Fall 2003

Nexus Instrumentation architectures and the new Debug Specification

New and Emerging JTAG Standards: Changing the Paradigm of Board Test (A tutorial)

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Embedded Quality for Test. Yervant Zorian LogicVision, Inc.

Implementing JTAG Testing with MPEG2Lynx

!"#$%&'()'*)+,-.,%%(.,-)/+&%#0(.#"&)",1)+&%#0(',.#2)+,-.,%%(.,-3)

Message Sequence Charts for Assertion-based Verification

Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy

Impact of DFT Techniques on Wafer Probe

System Level Instrumentation using the Nexus specification

Design-for-Test and Test Optimization. Techniques for TSV-based 3D Stacked ICs

Pin Information for the Cyclone EP1C6 Device Version 1.5

Documentation Addendum, V1.2, Aug TC Bit Single-Chip Microcontroller Delta BC-to-BE Step. Microcontrollers

SCANSTA111. SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE (JTAG) Port. Literature Number: SNLS060J

HARI Interface Chip for Serial PMD A comparison of two clocking schemes. Vipul Bhatt, Finisar, 2/2/00 1

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

Micron MT54V512H18EF-10 9Mb QDR SRAM Circuit Analysis

Testing TAPed Cores and Wrapped Cores With The Same Test Access Mechanism Λ

Cyclone II FPGA Family

MPC574xP FCCU Fault Sources

A 1.5GHz Third Generation Itanium Processor

Test of NoCs and NoC-based Systems-on-Chip. UFRGS, Brazil. A small world... San Diego USA. Porto Alegre Brazil

Transcription:

What Do Embedded Instruments Look Like? Jeff Rearick, Agilent Technologies

Outline! IEEE P1687 Background! HSSIO Background! Embedded Instruments for HSSIO! P1687-based HSSIO Characterization Results! Implementation and P1687 API Suggestion! Conclusion

TAP Access to Chip Test Features Power management Clock control Chip configuration Memory test Scan test Logic BIST Debug/diagnosis PLL control Reduced pin count test Fault insertion Embedded instruments B S R TAP Wrapped core Interface BIST LBIST CNTL BSR Scan chain Core logic Scan chain Interface BIST BSR SRAM MEMBIST B SerDes BERTS SerDes BERTR SerDes BERT SerDes BERT

4 Basic Instrument Types [A] Simple or Self-Contained [B] JTAG or 1149.1 Compatible [C] Local-IR or Self-Instructed [D] Complex or Non-1149.1 Compatible

P1687 Interface TAP Instrument

P1687 Interface TAP Instrument

P1687 Interface: Flavors Cntrl Data Clock (Type A)

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other 5 TAP states (Type B)

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other 5 TAP states WIR (Type C)

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other, non-1149.1 Other 5 TAP states WIR (Type A) (Type B) (Type C) (Type D)

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR CaptureDR ShiftDR UpdateDR CaptureDR ShiftDR UpdateDR Done Pass Other, non-1149.1 Other 5 TAP states Other 5 TAP states Other 5 TAP states WIR WIR (Type A) (Type B) (Type C) (Type D)

P1687 Interface: Flavors Cntrl Data Clock (Type A)

Instrument Examples Type A: Self-Contained: Simple MBIST Clock used doesn t matter to P1687 if there is no configuration/control of the clock required Control and Report structure is comprised only of static signals Run Reset MBIST Done Fail Memory

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other 5 TAP states (Type B)

Instrument Scan Interface D/SI SO Q TAP controller scanin CK Update D-inputs: status signals from embedded instrument Q-outputs: control signals to embedded instrument scanout " Update fired after scanin complete " Scan chain safely polled for done bit

P1687-Friendly Instrument/TAP Interface (optional) highbandwidth interface TAP controller scanin scanout functional logic (optional) functional interface to instrument instrument control,status, and result registers instrument control logic instrument circuitry instrument circuitry being measured

High Speed Serial I/O Circuitry DFT parametric adjustment interfaces and circuitry DFE RX BERT circuitry TX RX LFE + EQ PRBS detect error count PRBS gen TX BERT circuitry VREF DAC ref_ck comp intraphase delay dff eye mapping circuitry

Control Data Clock [B] 1149.1 Compatible 1687 Interface CaptureEn ShiftEn UpdateEn 1687 Adapter N1 N1 N1 L N1 L N1 L N1 L N1 Only 1149.1signals for Control, Configuration, Operation and Status Reporting n n Instrument Interface CaptureEn ShiftEn UpdateEn CaptureClk ShiftClk UpdateClk CaptureShiftClk Reset RunTestIdle PauseEn Reset RunTestIdle PauseEn

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other 5 TAP states WIR (Type C)

[C] Self-Instructed Control Data 1687 Interface 1687 Adapter Instrument Interface Clock CaptureEn ShiftEn UpdateEn C WIR U iir C C U U Reset n n Bandwidth I/F

Instrument Examples Type C: Self-Instructed: 1500 Boundary Register with WIR Instrument Control/Report are from a Local IR IR Control/Report from 1149.1 TAP Controller WSP C U FCN_A WRCK WRSTN WIR ShiftWR C U FCN_B CaptureWR UpdateWR TransferDR AUXCKn WBY WSI WSO WIR

P1687 Interface: Flavors Cntrl Data Clock CaptureDR ShiftDR UpdateDR Other, non-1149.1 Other 5 TAP states WIR (Type A) (Type B) (Type C) (Type D)

Instrument Examples Type D: Non-1149.1-Compatible: Complex Wrapper I/F A Control or Report signal requires a sequence/signal not available from a compliant 1149.1 TAP Controller or a Clock other than TCK or Data from other than TDI-TDO Transfer WRCK WRSTN WIR ShiftWR CaptureWR UpdateWR TransferDR AUXCKn WSI WSO CS CS U Transfer U CaDR TrDR ShDR UpDR

Control Data Clock [D] Complex (non-1149.1 compatible) 1687 Interface Chopper Chopper Slave Controller 1687 Adapter n L L L L N1 N1 N1 N1 N1 N1 N1 Instrument Interface CaptureEn ShiftEn UpdateEn CaptureClk ShiftClk UpdateClk CaptureShiftClk Reset n Transfer Reset RunTestIdle PauseEn Bandwidth I/F

Some Real Instrument Examples I/O drive strength control Memory BIST AC_CAL clock stretch calibrator SerDes BERT Temperature diode with ADC Ring Oscillators for process monitoring Vdd droop monitors A A/B B B/C B B A/B