Anbuselvi et al., International Journal of Advanced Engineering Technology E-ISSN

Size: px
Start display at page:

Download "Anbuselvi et al., International Journal of Advanced Engineering Technology E-ISSN"

Transcription

1 Research Paper ANALYSIS OF A REDUED OMPLEXITY FFT-SPA BASED NON BINARY LDP DEODER WITH DIFFERENT ODE ONSTRUTIONS Anbuselvi M, Saravanan P and Arulmozhi M Address for orrespondence, SSN ollege of Engineering Rajalakshmi ollege of Engineering, Tamilnadu, India. ABSTRAT Low density parity check (LDP) codes are the linear block codes with excellent error correcting performance, near to Shannon s limit. Non-binary LDP codes are more suitable for applications of short and moderate block length than binary LDP codes. The criticality in achieving a better decoding capacity with reduced hardware complexity has been addressed in several research ventures of LDP decoder design. The computation complexity of the decoder increases linearly with the order of Galois field, in par with the compromise on the decoding performance. In this paper, a variable threshold based technique and three different matrix construction methods are proposed, attaining a better tradeoff between the decoding performance and computation complexity. The implications of these proposed methods on IEEE 8.n based application, are analysed and validated. In this work, the proposed modifications on the construction of the codes and handling are inculcated in Non-binary Quasi-cyclic Irregular LDP codes on the base of Fast Fourier Transform (FFT) Sum Product (SP) decoding algorithm. With the inclusion of the two variations, the computation strength of the decoder reduces by 55% on average and the decoding performance improves by db. KEYWORDS Non-binary LDP codes, FFT-SPA, Matrix construction, Message, Decoder design. INTRODUTION Gallager introduced a class of linear block codes namely Low density parity check (LDP) codes []. LDP codes defined by a sparse parity check matrix having lesser number of s are called as binary LDP. ompared to other codes, LDP codes have better decoding performance for larger block lengths []. This makes the LDP codes, applicable in different communication standards namely DVB-S and IEEE 8.(WLAN). However these kind of binary LPD codes are not found to be suitable for other applications such as space communication, involving short or moderate block length. To meet out such kind of applications, Non binary LDP codes are constructed over the higher order finite field []. The decoding performance of the Nonbinary LDP codes increases with the increase in the field order [4]. Accordingly, the computation and hardware complexity increases with the Non-binary LDP codes. The different complexity techniques are reviewed in the literature, focusing on the decoding algorithms. Non-binary LDP codes based Min-sum algorithm [5] and Min-max algorithm [6] were proposed with reduced computations. A significant approach on the complexity is the method, addressed in the literature [7]. These works also focus on optimization of FFT-SPA based Non-binary LDP decoder, with reduced computation complexity and nominal decoding performance. The Another research direction in the design of Nonbinary LDP decoder is code construction. The key element behind the performance of this code is the parity check matrix (PM). The formation of the PM decides the decoding ability and computation strength of the code. onventional LDP codes work on the random PM representing the framework for generating possible set of codewords. Sparsity, the number of non-zero elements in the PM, effects on the computation strength of the decoder. Different methods of code construction are addressed in the literature [8-] satisfying the properties of PM, row-column constraint [] and girth [] of good codes. These methods of framing the PM are quite complex and results on the decoding performance. The authors contribute in framing a variable threshold based method, which effectively reduces the memory requirement and thereby the hardware complexity of the decoder architecture. However this method affects the decoding ability of the codes, increasing the Bit Error Rate (BER). This negative effect has been compensated with the various code construction methodologies. This paper also presents a varied structure of the three different PM namely, Lower Diagonal PM (LDM), Doubly Diagonal PM (DDM) and Hierarchically Diagonal PM (HDM). The effectiveness of these two methods has been evaluated in terms of the decoding capability and hardware complexity of the code. NON-BINARY LDP DEODING ALGORITHM Belief propagation algorithm The traditional LDP decoder works on the belief propagation algorithm, transacting the probability values between the two computation nodes namely check node and variable node. n Q m Qm ( a), Rm ( a) R m R m ~ H ^ Fig.. Flow diagram of the decoding algorithm The check node is the horizontal processing step, verifying the parity check constraints of the codeword. The variable node is the vertical processing step, representing the codeword. Sumproduct algorithm and variations of sum-product are formulated for binary LDP codes. The computation strength of these algorithms lies on the product term. In check node processing step, probabilities of a symbol are multiplied resembling the convolution operation. Fast Fourier Transform can be incorporated in the convolution to reduce the computation complexity. For hardware realization,

2 Hadamard matrix based computation can be made in the check node processing step []. A flow diagram of the FFT-SP algorithm is presented in Fig., in which each step of the algorithm is depicted with the corresponding input and output variables. The variable node is updated with the prior channel information during the first iteration. From the next iteration, the computations for the variable node update are carried out with the inputs from the check node update unit. The validation of the codeword is performed in the decision block and the iteration count is verified. If the codeword is not valid, the number of iterations is increased for the next cycle of the decoding procedure. If the maximum iteration is attained and the codeword is not validated, then decoding failure is declared, otherwise the cycle repeats. Message Reduction Technique The template is used to format your paper and style the text. All m In passing algorithm, the s are transferred from check node (NU) to variable node (VNU) and vice versa. ompared with variable node, check node has larger number of computations. An approach for complexity is the s between the two nodes which claim the level of computations with respect to the particular decoding algorithm. In the hardware perspective, more the number of s, larger memory requirement for intermediate storage and complex set of interconnections thereby increase in routing complexity. By reducing the configuration set, the s are reduced and hence the hardware complexity is reduced. The various methodologies for the of the configurations with respect to the decoding algorithm are proposed [4]. onfigurations define the computation strength of the decoding algorithm. onfiguration set is the possible set of input symbol satisfying the parity constraints with respect to the PM. The number of configurations depends on the order of Galois field (GF) and the code length. The computation of the algorithm increases with the increase in the configuration set. At the other perception, configuration can be viewed as the of the channel probability values, considered for the consequent computations. This method is also called as the technique. A variable threshold method for identifying the (reduced set of channel probabilities) step for subsequent processing is proposed in this work. The block diagram (Fig.) shows the procedural way of made in this work. This process involves sorting, and formation of the matrix structure for the computation at the check node unit. Initially, the channel probabilities or the set corresponding to the each symbol of the codeword is sorted in an ascending order. Then the set of s having the lesser probabilities are formed as a reduced set having the mean value as the threshold. This step is called as. Next the truncated sets are mapped to the PM matrix with the corresponding non-zero values appropriately after permutation. The significant variation in this method is that the threshold is fixed based on the channel probabilities. Hence this approach of is dynamic and configurable. The in the s/channel probabilities reflects on the number of non-zero elements on the matrix formation at the variable node processing and check node processing. Fig.. Flow diagram of proposed method Let, represent aprior channel information for the n n th symbol. For a given GF (q), aprior information having columns and q rows is defined as, l ( q ) ( q) ( q) l The Q-matrix is framed as follows. For each non-zero element in H-matrix, place the corresponding column vector from. The elements that are placed should be permuted according to the symbol q. The partition of the Q matrix represents the likelihoods that the nth received symbol belonging to. The received probabilities of s in are arranged in descending order. First half of the values from the list are segregated and the thresholds are defined for framing the M matrix that contains the reduced number of elements from. The framing of reduced configuration set, ψ is given by the equation. The range of thresholds T, is fixed to frame the M matrix. The formation of the M matrix is as follows. M { T Matrix of r n M (q) (q) (q) (q) n n Non-binary LDP code with the code rate of ½, and (4,648) over GF (4) is designed. The LDP code with these specifications has been followed in IEEE 8.n standard [5]. With the proposed method of the configurations set, the FFT-SPA based non-binary LDP decoder is analyzed. The dependent parameter which decides on the of configuration set is the threshold and its range. The threshold varies with respect to the channel probabilities, which in return depends on the SNR values. The decoding performance of the Non-binary LDP decoder based on FFT-SPA, with and without method is shown in Fig.. It is inferred that, with the proposed configuration method, the decoding performance is marginally degraded. The computation blocks

3 involved in FFT-SPA algorithm based non-binary LDP decoder are the multiplier and adder blocks. Table, the formulation of the computations using FFT-SPA based on the row weight, column weight and the field order is presented Fig.. omparison of decoding performance of FFT-SPA based Non-binary LDP decoder TABLE I. Formulation of omputations Formulati omputations on unit Multiplications additions Without qnw NU qmw c(w c- r(w r-) ) VNU (q-)qmw r (q-)w cn With q NU rmw r(w r-) q rnw c(w c- ) VNU (q r-)q rmw r (q r-)w cn Where (n, m) represents the matrix size and (w r, w c ) corresponds to the row and column weights respectively. q is the order of Galois field and Ψ corresponds to the number of configurations defined. Table presents the computations without and with for the matrix size of x 4. TABLE II. OMPUTATIONS ANALYSIS FOR X 4 MATRIX Formulation Without With omputations unit Multiplications additions NU VNU 88 7 NU 96 VNU 8 8 Non-binary LDP decoder using FFT-SPA is designed for the specification of IEEE 8.n standard, with the proposed method of (also called as configuration ). It is clear that, with the proposed method of, the number of multiplications gets reduced by 6% on average. The number of additions is also reduced by % on average. This analysis proves that the Non-binary LDP decoder designed with the proposed method reduces the overall computation by 46 % on average. The marginal performance degradation of the decoder with this can be compensated by various code construction methods. However, the proposed has been proved to be computationally efficient for the design of Nonbinary LDP decoder. The author also contributes in proposing three different code construction methodologies, which improves the decoding capability, as elaborated in the next section. ODE ONSTRUTION The computation complexity of the decoder is based on the construction of the PM and thereby has the significant variation in the decoding performance. The improved construction techniques enhance the hardware architecture in terms of the reduced memory requirement and faster computations. Here in this paper, the other contribution is in terms of the different construction methods of PM, analyzing effects in the decoding performance and evaluating its computational strength, collating the method. Lower Diagonal Parity heck Matrix Sparsity is one of the significant metric for the analysis of the PM. The percentage of non-zero entries in the PM is called as sparsity. LDP codes are profound with the sparse PM. The increased sparsity of the matrix reflects in the number of row processing unit and column processing unit. These units are also called check node unit (NU) and variable node unit (VNU) respectively. Earlier methods of code construction have been worked on the random PM. Later with the systematic codes, the structure of the PM is defined with set formation. The trivial pattern is the Quasi-cyclic structure, where only the diagonal elements are non-zero. With the advantages of the systematic codes, here three structures of PM with defined formation are presented. The randomly generated standard PM is modified to obtain LDM [6]. The second half of the random matrix is an array masked [7] with the identity masked. Similarly with the first half of the PM, the lower part is array masked of the identity matrix. The matrix below shows an example of the LDM for 4, called as a base matrix. For the LDP decoder with the block length of 648, array dispersion technique [7] has been applied with the masking matrix of size 7 7. H LDM = Sparsity is the measure of the density of the parity check matrix. As the sparsity of the matrix has the direct influence on the different issues like memory requirement and computation complexity, the construction of the PM accounts for the increased sparsity. The above matrix reflects the increased sparsity, thereby supports in reducing the computation complexity of the decoder. Using array dispersion method, the matrix of has been framed with the sparsity of 97 non-zero elements. In other way, the matrix density is.46. Girth is the shortest cycle of the processing nodes in the tanner graph representation of the PM. Higher the girth value better the convergence of the decoding procedure. The proposed LDM based construction method has the girth value of more than 4, providing the earlier decoding convergence. Doubly Diagonal Parity heck Matrix In the second kind of code construction, the array masking with the doubly diagonal identity matrix has been applied to the first half of the random matrix. The second part has been retained as the identity matrix as a quasi-cyclic structure [6]. The different matrix parameters have been analysed for this Doubly Diagonal Parity heck Matrix (DDM) also.

4 Sparsity of 96 and density of.9 has been attained with this matrixc structure. Girth of this matrix is also found to be more than 4. Thus, the codes constructed using the above matrix structure validates for the category of good codes. The framework of the matrix of the above kind is as follows: H DDM = Hierarchically Diagonal Parity heck Matrix A Hierarchically Diagonal Matrix (HDM) is constructed by dividing random matrix into two halves and the second half is an identity matrix. The first half is again divided into four submatrices of equal size. Now the diagonals of the submatrices are masked with zero. The pattern has been constructed for matrix size 4 [8]. Now circular permutation is applied to the pattern. Each element of 4 matrix (masked with zero) is replaced by quasi cyclic sparse circulant matrix of size 7 7. A circulant matrix is a square matrix which has its rows cyclically shifted. The consecutive rows of the matrix are built by cyclically shifting the previous row by one place to the right. Thereby the matrix is enlarged to size H HDM=. The properties of this HDM structure follow closer to the DDM structure. Sparsity of the matrix is 99 and density of.94. This matrix structure also agrees with the higher girth. These matrix structures satisfy the basic row-column constraints of the PM. The validation of these structures on the Non-binary LDP decoder can be done by evaluating its coding performance. The next section presents the performance analysis of the decoder with these three different matrix structures equations consecutively. PERFORMANE AND OMPUTATION ANALYSIS Figure 4 Decoding performances without The method has been applied for LDM, DDM and HDM and their performance and computation complexity are analyzed. Figure 4 shows the decoding performance of the Non binary LDP decoder based on FFT-SPA without configuration for LDM, DDM and HDM. It is inferred that comparing LDM and DDM, there is relatively an improvement in the decoding performance. omparing these two matrices with HDM, it is evident that there is a greater development in the decoding performance (greatly reduced bit error rate). It has been validated that compared with random PM structures, the proposed three matrices improves the decoding capability. The effectiveness of these matrices has also been analyzed in terms of the computation complexity. The major computation blocks are the NU and VNU, framed with the set of adders and multipliers. Table shows the evaluation of the computation strength of the different matrix structures; LDM, DDM and HDM based decoder without the effect of method. Table omputation analysis of LDM, DDM, HDM structures without Processing unit omputations NU Multiplications additions VNU Multiplications additions The studies on the different matrixes conclude that, with the increased computations from LDM, DDM to HDM has the impact on the improved decoding performance. Hence the tradeoff between the decoding performance and computation complexity holds for these matrix structures also. Understanding the development of the decoder with the different matrix constructions, the analysis is extended by imposing the technique on these matrixes based decoder. Figure 5 Decoding performances with Figure 5 shows the decoding performance of the Non binary LDP decoder based on FFT-SPA with for LDM, DDM and HDM. The decoding performance of these different matrixes based codes maintains the same level of improvement, as in the previous case. However analyzing the computation part of the different matrixes with, projects different inferences. Table 4 shows the computation strength of the different processing units with the inclusion of LDM, DDM and HDM based matrix structures. Table 4 omputation analysis of LDM, DDM, HDM structures with Processing unit omputations NU Multiplications additions VNU Multiplications

5 Processing unit omputations additions Among the three, LDM has lesser number of computations. Based on the NU computations, HDM based codes have more computation strength and on the other side, with respect to VNU computations, DDM based codes have larger computations. It is inferred that approximately 68% of multiplications and 4% of additions can be reduced with the inclusion of method with different matrix structures. With technique, memory requirement decreases and speed of computation increases in hardware perspective ONLUSION Non-binary LDP decoder using FFT-SP algorithm is designed for IEEE 8.n. The performance of the decoder is marginally degraded, but with the proposed method, the computations are greatly reduced, making it suitable for efficient hardware implementation. It is evaluated that the proposed method reduces the computations by 46%. The three different PM structures are combined with the method and the decoding performance of the Non-binary LDP decoder are evaluated. For the improved decoding, with a compromise on the computation strength HDM structures are found to be appropriate. For the reduced computations, LDM based decoder are appreciable with nominal decoding degradation REFERENES [] Gallager R, Low-Density Parity-heck odes, ambridge, MA: MIT Press, 96 [] MacKay D.J. and Neal R, Near Shannon-limit performance of low-density parity-check codes, Electronic letters, Vol., No.6, pp: , 997 [] Davey M.. and Mackay D.J, Low density parity check codes GF (q), IEEE ommunication Letters, Vol., No.6, pp:65-67, 998. [4] El Hassani S., et al, A omparison Study of Binary and Non-Binary LDP odes Decoding, Proc in IEEE international conference, software, telecommunications and computer networks (softom), pp: 55 59, [5] David Declereq, Marc Fossorier, Extended Min sum algorithm for decoding LDP codes over GF(q), Information Theory, ISIT,pp: , 5. [6] Savin V, Min Max decoding for non binary LDP codes, in Proc.IEEE International Symposium on Information Theory, Toronto, ON, anada, pp: , 8 [7] Xinmiao Zhang and Fang ai, Reduced-complexity Extended Min-sum check node processing for Non-binary LDP decoding, 5 rd IEEE International Midwest Symposium on ircuits and Systems (MWSAS), pp: 77-74,. [8] Lingqi Zeng, Lan Lan, Ying Yu Tai, Bo Zhou, Shu Lin and Abdel-Ghaffar, onstruction Of Nonbinary yclic, Quasi-yclic And Regular LDP odes: A Finite Geometry Approach, IEEE Transactions on ommunications, Vol. 56, No., 8 [9] Lingqi Zeng, Lan Lan, Ying Yu Tai, Shumei Song, Shu Lin and Abdel-Ghaffar, onstruction Of Nonbinary Quasi-yclic LDP odes: A Finite Field Approach, IEEE Transactions on ommunications, Vol. 56, No.4, pp: 84-9, 8. [] Shumei Song, Bo Zhou, A Unified Approach To The onstruction Of Binary And Non-Binary Quasi-yclic LDP odes Based On Finite Fields, IEEE Transactions on ommunications, Vol.57, No., 9 [] K. Lally and P. Fitzpatrick, Algebraic structure of quasicyclic codes, Discrete Applied Mathematics, Vol., No. -, pp. -75,. [] ] Jose M.F. Moura, Jin Lu, Haotian Zhang, Structured Low-Density Parity-heck codes, IEEE Signal Processing Magazine, pp. 4-55, January 4 [] Rolando et al., 9, Non-binary Error ontrol oding for Wireless ommunication and Data Storage, John Wiley, ISBN [4] Xiao Ma et al., Low complexity X-EMS algorithms for Non-binary LDP codes, IEEE Transactions on ommunications, Vol.6, No., pp: 9-,. [5] IEEE 8. Wireless LANs WWiSE Proposal (4): High Throughput Extension to the 8. Standards, IEEE. [6] Aruna S and Anbuselvi M, FFT-SPA based non-binary LDP decoder for 8.n standard, International onference on ommunications and Signal Processing (ISP), pp: ,. [7] Bo Zhou, Li Zhang, Jingyu Kang, Qin Huang, Shu Lin, and Khaled Abdel-Ghaffar, Array Dispersions of and onstructions of Quasi-yclic LDP odes Over Non-Binary Fields, IEEE International Symposium on Information Theory, pp. 58-6, 8. [8] Arulmozhi M and Anbuselvi M, Improvements on construction of Quasi cyclic Irregular Non Binary LDP odes, International conference on Information, ommunications and Embedded Systems, 4.

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5

FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 Arulmozhi M. 1, Nandini G. Iyer 2, Anitha M. 3 Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India

More information

Image coding using Cellular Automata based LDPC codes

Image coding using Cellular Automata based LDPC codes 146 Image coding using Cellular Automata based LDPC codes Anbuselvi M1 and Saravanan P2 SSN college of engineering, Tamilnadu, India Summary Image transmission in wireless channel includes the Low Density

More information

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can

LOW-DENSITY PARITY-CHECK (LDPC) codes [1] can 208 IEEE TRANSACTIONS ON MAGNETICS, VOL 42, NO 2, FEBRUARY 2006 Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor J Lu and J M F Moura Department of Electrical and Computer

More information

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes

Performance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 4, Ver. III (Jul.-Aug.2016), PP 06-10 www.iosrjournals.org Performance Analysis

More information

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura

THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH. Haotian Zhang and José M. F. Moura THE DESIGN OF STRUCTURED REGULAR LDPC CODES WITH LARGE GIRTH Haotian Zhang and José M. F. Moura Department of Electrical and Computer Engineering Carnegie Mellon University, Pittsburgh, PA 523 {haotian,

More information

A REVIEW OF CONSTRUCTION METHODS FOR REGULAR LDPC CODES

A REVIEW OF CONSTRUCTION METHODS FOR REGULAR LDPC CODES A REVIEW OF CONSTRUCTION METHODS FOR REGULAR LDPC CODES Rutuja Shedsale Department of Electrical Engineering, Veermata Jijabai Technological Institute (V.J.T.I.)Mumbai, India. E-mail: rutuja_shedsale@yahoo.co.in

More information

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE

More information

LOW-density parity-check (LDPC) codes have attracted

LOW-density parity-check (LDPC) codes have attracted 2966 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 50, NO. 12, DECEMBER 2004 LDPC Block and Convolutional Codes Based on Circulant Matrices R. Michael Tanner, Fellow, IEEE, Deepak Sridhara, Arvind Sridharan,

More information

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1

New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1 New Message-Passing Decoding Algorithm of LDPC Codes by Partitioning Check Nodes 1 Sunghwan Kim* O, Min-Ho Jang*, Jong-Seon No*, Song-Nam Hong, and Dong-Joon Shin *School of Electrical Engineering and

More information

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications

Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications Capacity-Approaching Low-Density Parity- Check Codes: Recent Developments and Applications Shu Lin Department of Electrical and Computer Engineering University of California, Davis Davis, CA 95616, U.S.A.

More information

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes

Optimized Min-Sum Decoding Algorithm for Low Density PC Codes Optimized Min-Sum Decoding Algorithm for Low Density PC Codes Dewan Siam Shafiullah, Mohammad Rakibul Islam, Mohammad Mostafa Amir Faisal, Imran Rahman, Dept. of Electrical and Electronic Engineering,

More information

Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n

Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE 802.11n Sherif Abou Zied 1, Ahmed Tarek Sayed 1, and Rafik Guindi 2 1 Varkon Semiconductors, Cairo, Egypt 2 Nile University, Giza, Egypt Abstract

More information

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning

Lowering the Error Floors of Irregular High-Rate LDPC Codes by Graph Conditioning Lowering the Error Floors of Irregular High- LDPC Codes by Graph Conditioning Wen-Yen Weng, Aditya Ramamoorthy and Richard D. Wesel Electrical Engineering Department, UCLA, Los Angeles, CA, 90095-594.

More information

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method

Reduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method Journal of Wireless Networking and Communications 2012, 2(4): 29-34 DOI: 10.5923/j.jwnc.20120204.01 Reduced Complexity of Decoding Algorithm for Irregular Rachid El Alami *, Mostafa Mrabti, Cheikh Bamba

More information

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation

Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation In-Cheol Park and Se-Hyeon Kang Department of Electrical Engineering and Computer Science, KAIST {icpark, shkang}@ics.kaist.ac.kr

More information

On the construction of Tanner graphs

On the construction of Tanner graphs On the construction of Tanner graphs Jesús Martínez Mateo Universidad Politécnica de Madrid Outline Introduction Low-density parity-check (LDPC) codes LDPC decoding Belief propagation based algorithms

More information

REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE

REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE REVIEW ON CONSTRUCTION OF PARITY CHECK MATRIX FOR LDPC CODE Seema S. Gumbade 1, Anirudhha S. Wagh 2, Dr.D.P.Rathod 3 1,2 M. Tech Scholar, Veermata Jijabai Technological Institute (VJTI), Electrical Engineering

More information

A Class of Group-Structured LDPC Codes

A Class of Group-Structured LDPC Codes A Class of Group-Structured LDPC Codes R. Michael Tanner Deepak Sridhara and Tom Fuja 1 Computer Science Department Dept. of Electrical Engineering University of California, Santa Cruz, CA 95064 Univ.

More information

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes

Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Xiaojie Zhang and Paul H. Siegel University of California, San Diego 1. Introduction Low-density parity-check (LDPC) codes

More information

ISSN (Print) Research Article. *Corresponding author Akilambigai P

ISSN (Print) Research Article. *Corresponding author Akilambigai P Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2016; 4(5):223-227 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)

More information

Error Control Coding for MLC Flash Memories

Error Control Coding for MLC Flash Memories Error Control Coding for MLC Flash Memories Ying Y. Tai, Ph.D. Cadence Design Systems, Inc. ytai@cadence.com August 19, 2010 Santa Clara, CA 1 Outline The Challenges on Error Control Coding (ECC) for MLC

More information

Design and Implementation of Low Density Parity Check Codes

Design and Implementation of Low Density Parity Check Codes IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 04, Issue 09 (September. 2014), V2 PP 21-25 www.iosrjen.org Design and Implementation of Low Density Parity Check Codes

More information

Hybrid Iteration Control on LDPC Decoders

Hybrid Iteration Control on LDPC Decoders Hybrid Iteration Control on LDPC Decoders Erick Amador and Raymond Knopp EURECOM 694 Sophia Antipolis, France name.surname@eurecom.fr Vincent Rezard Infineon Technologies France 656 Sophia Antipolis, France

More information

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES

COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES COMPARISON OF SIMPLIFIED GRADIENT DESCENT ALGORITHMS FOR DECODING LDPC CODES Boorle Ashok Kumar 1, G Y. Padma Sree 2 1 PG Scholar, Al-Ameer College Of Engineering & Information Technology, Anandapuram,

More information

A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications

A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications Fabien Demangel, Nicolas Fau, Nicolas Drabik, François Charot, Christophe Wolinski To cite this version: Fabien

More information

A GRAPHICAL MODEL AND SEARCH ALGORITHM BASED QUASI-CYCLIC LOW-DENSITY PARITY-CHECK CODES SCHEME. Received December 2011; revised July 2012

A GRAPHICAL MODEL AND SEARCH ALGORITHM BASED QUASI-CYCLIC LOW-DENSITY PARITY-CHECK CODES SCHEME. Received December 2011; revised July 2012 International Journal of Innovative Computing, Information and Control ICIC International c 2013 ISSN 1349-4198 Volume 9, Number 4, April 2013 pp. 1617 1625 A GRAPHICAL MODEL AND SEARCH ALGORITHM BASED

More information

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes

lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes Emmanuel Boutillon, Frédéric Guillou, Jean-Luc Danger To cite this version: Emmanuel Boutillon, Frédéric Guillou, Jean-Luc Danger lambda-min

More information

Design of Cages with a Randomized Progressive Edge-Growth Algorithm

Design of Cages with a Randomized Progressive Edge-Growth Algorithm 1 Design of Cages with a Randomized Progressive Edge-Growth Algorithm Auguste Venkiah, David Declercq and Charly Poulliat ETIS - CNRS UMR 8051 - ENSEA - University of Cergy-Pontoise Abstract The progressive

More information

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes

Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes Saleh Usman, Mohammad M. Mansour, Ali Chehab Department of Electrical and Computer Engineering American University of Beirut Beirut

More information

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes

Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes Finding Small Stopping Sets in the Tanner Graphs of LDPC Codes Gerd Richter University of Ulm, Department of TAIT Albert-Einstein-Allee 43, D-89081 Ulm, Germany gerd.richter@uni-ulm.de Abstract The performance

More information

MULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA

MULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA MULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, and Joseph R. Cavallaro Department of Electrical

More information

LDPC Codes a brief Tutorial

LDPC Codes a brief Tutorial LDPC Codes a brief Tutorial Bernhard M.J. Leiner, Stud.ID.: 53418L bleiner@gmail.com April 8, 2005 1 Introduction Low-density parity-check (LDPC) codes are a class of linear block LDPC codes. The name

More information

BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel

BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel I J C T A, 9(40), 2016, pp. 397-404 International Science Press ISSN: 0974-5572 BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel Neha Mahankal*, Sandeep Kakde* and Atish Khobragade**

More information

Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications

Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications Xia, T.; Koike-Akino, T.; Millar, D.S.; Kojima,

More information

On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing

On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing Ying Xu, and Yueun Wei Department of Wireless Research Huawei Technologies Co., Ltd, Shanghai, 6, China Email: {eaglexu,

More information

Multiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku

Multiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku Multiple Constraint Satisfaction by Belief Propagation: An Example Using Sudoku Todd K. Moon and Jacob H. Gunther Utah State University Abstract The popular Sudoku puzzle bears structural resemblance to

More information

Performance comparison of Decoding Algorithm for LDPC codes in DVBS2

Performance comparison of Decoding Algorithm for LDPC codes in DVBS2 Performance comparison of Decoding Algorithm for LDPC codes in DVBS2 Ronakben P Patel 1, Prof. Pooja Thakar 2 1M.TEC student, Dept. of EC, SALTIER, Ahmedabad-380060, Gujarat, India 2 Assistant Professor,

More information

Performance analysis of LDPC Decoder using OpenMP

Performance analysis of LDPC Decoder using OpenMP Performance analysis of LDPC Decoder using OpenMP S. V. Viraktamath Faculty, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India. Jyothi S. Hosmath Student, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India.

More information

Use of the LDPC codes Over the Binary Erasure Multiple Access Channel

Use of the LDPC codes Over the Binary Erasure Multiple Access Channel Use of the LDPC codes Over the Binary Erasure Multiple Access Channel Sareh Majidi Ivari A Thesis In the Department of Electrical and Computer Engineering Presented in Partial Fulfillment of the Requirements

More information

Complexity Comparison of Non-Binary LDPC Decoders

Complexity Comparison of Non-Binary LDPC Decoders Complexity Comparison of Non-Binary LDPC Decoders Laura Conde-Canencia, Ali Al-Ghouwayel, Emmanuel Boutillon To cite this version: Laura Conde-Canencia, Ali Al-Ghouwayel, Emmanuel Boutillon. Complexity

More information

98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011

98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011 98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011 Memory System Optimization for FPGA- Based Implementation of Quasi-Cyclic LDPC Codes Decoders Xiaoheng Chen,

More information

Complexity-Optimized Low-Density Parity-Check Codes

Complexity-Optimized Low-Density Parity-Check Codes Complexity-Optimized Low-Density Parity-Check Codes Masoud Ardakani Department of Electrical & Computer Engineering University of Alberta, ardakani@ece.ualberta.ca Benjamin Smith, Wei Yu, Frank R. Kschischang

More information

Layered Decoding With A Early Stopping Criterion For LDPC Codes

Layered Decoding With A Early Stopping Criterion For LDPC Codes 2012 2 nd International Conference on Information Communication and Management (ICICM 2012) IPCSIT vol. 55 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V55.14 ayered Decoding With A Early

More information

Modern Communications Chapter 5. Low-Density Parity-Check Codes

Modern Communications Chapter 5. Low-Density Parity-Check Codes 1/14 Modern Communications Chapter 5. Low-Density Parity-Check Codes Husheng Li Min Kao Department of Electrical Engineering and Computer Science University of Tennessee, Knoxville Spring, 2017 2/14 History

More information

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2

Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 1 Department of ECE, SDM College of Engineering and Technology, Dharwad, India 2 Department of ECE, Dayanand

More information

Randomized Progressive Edge-Growth (RandPEG)

Randomized Progressive Edge-Growth (RandPEG) Randomized Progressive Edge-Growth (Rand) Auguste Venkiah, David Declercq, Charly Poulliat ETIS, CNRS, ENSEA, Univ Cergy-Pontoise F-95000 Cergy-Pontoise email:{venkiah,declercq,poulliat}@ensea.fr Abstract

More information

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications

Search for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications POLITECNICO DI TORINO III Facoltà di Ingegneria Ingegneria delle Telecomunicazioni Search for Improvements in Low Density Parity Check Codes for WiMAX (802.6e) Applications Author: Carlos Dirube García

More information

HIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES

HIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES HIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, Joseph R. Cavallaro ECE Department, Rice University

More information

LOW-density parity-check (LDPC) codes are widely

LOW-density parity-check (LDPC) codes are widely 1460 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL 53, NO 4, APRIL 2007 Tree-Based Construction of LDPC Codes Having Good Pseudocodeword Weights Christine A Kelley, Member, IEEE, Deepak Sridhara, Member,

More information

Design of Cages with a Randomized Progressive Edge-Growth Algorithm

Design of Cages with a Randomized Progressive Edge-Growth Algorithm 1 Design of Cages with a Randomized Progressive Edge-Growth Algorithm Auguste Venkiah, David Declercq and Charly Poulliat ETIS - CNRS UMR 8051 - ENSEA - University of Cergy-Pontoise Abstract The Progressive

More information

Low complexity FEC Systems for Satellite Communication

Low complexity FEC Systems for Satellite Communication Low complexity FEC Systems for Satellite Communication Ashwani Singh Navtel Systems 2 Rue Muette, 27000,Houville La Branche, France Tel: +33 237 25 71 86 E-mail: ashwani.singh@navtelsystems.com Henry Chandran

More information

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes Ning Chen, Yongmei Dai, and Zhiyuan Yan Department of Electrical and Computer Engineering, Lehigh University, PA

More information

Cyclic and Quasi-Cyclic LDPC Codes: New Developments

Cyclic and Quasi-Cyclic LDPC Codes: New Developments 1 Cyclic and Quasi-Cyclic LDPC Codes: New Developments Qin Huang, Qiuju Diao, Shu Lin and Khaled Abdel-Ghaffar Email: {qinhuang,qdiao, shulin, ghaffar}@ucdavisedu Department of Electrical and Computer

More information

Efficient Configurable Decoder Architecture for Non-binary Quasi-cyclic LDPC Codes

Efficient Configurable Decoder Architecture for Non-binary Quasi-cyclic LDPC Codes 1 Efficient Configurable Decoder Architecture for Non-binary Quasi-cyclic LDPC Codes Xiaoheng Chen, Shu Lin, Life Fellow, IEEE, and Venkatesh Akella Department of Electrical and Computer Engineering University

More information

Distributed Decoding in Cooperative Communications

Distributed Decoding in Cooperative Communications Distributed Decoding in Cooperative Communications Marjan Karkooti and Joseph R. Cavallaro Rice University, Department of Electrical and Computer Engineering, Houston, TX, 77005 {marjan,cavallar} @rice.edu

More information

OVer past decades, iteratively decodable codes, such as

OVer past decades, iteratively decodable codes, such as 1 Trellis-based Extended Min-Sum Algorithm for Non-binary LDPC Codes and its Hardware Structure Erbao Li, David Declercq Senior Member, IEEE, and iran Gunnam Senior Member, IEEE Abstract In this paper,

More information

Error correction guarantees

Error correction guarantees Error correction guarantees Drawback of asymptotic analyses Valid only as long as the incoming messages are independent. (independence assumption) The messages are independent for l iterations only if

More information

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes

Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,

More information

Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications

Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications A thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology

More information

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes

A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes IET Communications Research Article A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes Pilwoong Yang 1, Bohwan Jun 1, Jong-Seon No 1,

More information

Capacity-approaching Codes for Solid State Storages

Capacity-approaching Codes for Solid State Storages Capacity-approaching Codes for Solid State Storages Jeongseok Ha, Department of Electrical Engineering Korea Advanced Institute of Science and Technology (KAIST) Contents Capacity-Approach Codes Turbo

More information

Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles

Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles Performance of the Sum-Product Decoding Algorithm on Factor Graphs With Short Cycles Kevin Jacobson Abstract Originally invented by R. G. Gallager in 962, lowdensity parity-check (LDPC) codes have reemerged

More information

Quasi-Cyclic Non-Binary LDPC Codes for MLC NAND Flash Memory

Quasi-Cyclic Non-Binary LDPC Codes for MLC NAND Flash Memory for MLC NAND Flash Memory Ahmed Hareedy http://www.loris.ee.ucla.edu/ LORIS Lab, UCLA http://www.uclacodess.org/ CoDESS, UCLA Joint work with: Clayton Schoeny (UCLA), Behzad Amiri (UCLA), and Lara Dolecek

More information

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes

An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes An Implementation of a Soft-Input Stack Decoder For Tailbiting Convolutional Codes Mukundan Madhavan School Of ECE SRM Institute Of Science And Technology Kancheepuram 603203 mukundanm@gmail.com Andrew

More information

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) Codes for Deep Space and High Data Rate Applications Nikoleta Andreadou, Fotini-Niovi Pavlidou Dept. of Electrical & Computer Engineering Aristotle University

More information

Efficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels

Efficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels Efficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels Rong-Hui Peng Department of Electrical and Computer Engineering University of Utah /7/6 Summary of PhD work Efficient MCMC algorithms

More information

Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR)

Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR) Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR) P. Vincy Priscilla 1, R. Padmavathi 2, S. Tamilselvan 3, Dr.S. Kanthamani 4 1,4 Department

More information

On combining chase-2 and sum-product algorithms for LDPC codes

On combining chase-2 and sum-product algorithms for LDPC codes University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2012 On combining chase-2 and sum-product algorithms

More information

Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders

Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders Oana Boncalo (1), Alexandru Amaricai (1), Valentin Savin (2) (1) University Politehnica Timisoara, Romania (2) CEA-LETI,

More information

Architecture of a low-complexity non-binary LDPC decoder for high order fields

Architecture of a low-complexity non-binary LDPC decoder for high order fields Architecture of a low-complexity non-binary LDPC decoder for high order fields Adrian Voicila, François Verdier, David Declercq ETIS ENSEA/UCP/CNRS UMR-8051 95014 Cergy-Pontoise, (France) Marc Fossorier

More information

Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes

Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes J Sign Process Syst (2015) 78:209 222 DOI 10.1007/s11265-013-0816-5 Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes Chang-Seok Choi & Hanho Lee Received: 21 February 2013 /Revised:

More information

A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors

A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors Brent Bohnenstiehl and Bevan Baas Department of Electrical and Computer Engineering University of California, Davis {bvbohnen,

More information

A Reduced Routing Network Architecture for Partial Parallel LDPC decoders

A Reduced Routing Network Architecture for Partial Parallel LDPC decoders A Reduced Routing Network Architecture for Partial Parallel LDPC decoders By HOUSHMAND SHIRANI MEHR B.S. (Sharif University of Technology) July, 2009 THESIS Submitted in partial satisfaction of the requirements

More information

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA

Piecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA Journal of Information Hiding and Multimedia Signal Processing c 2018 ISSN 2073-4212 Ubiquitous International Volume 9, Number 3, May 2018 Piecewise Linear Approximation Based on Taylor Series of LDPC

More information

Design of a Quasi-Cyclic LDPC Decoder Using Generic Data Packing Scheme

Design of a Quasi-Cyclic LDPC Decoder Using Generic Data Packing Scheme Design of a Quasi-Cyclic LDPC Decoder Using Generic Data Packing Scheme Jinlei Chen, Yan Zhang and Xu Wang Key Laboratory of Network Oriented Intelligent Computation Shenzhen Graduate School, Harbin Institute

More information

A Parallel Decoding Algorithm of LDPC Codes using CUDA

A Parallel Decoding Algorithm of LDPC Codes using CUDA A Parallel Decoding Algorithm of LDPC Codes using CUDA Shuang Wang and Samuel Cheng School of Electrical and Computer Engineering University of Oklahoma-Tulsa Tulsa, OK 735 {shuangwang, samuel.cheng}@ou.edu

More information

Energy Efficient Layer Decoding Architecture for LDPC Decoder

Energy Efficient Layer Decoding Architecture for LDPC Decoder eissn:232-225x;pissn:232-224 Volume: 4; Issue: ; January -25 Energy Efficient Layer Decoding Architecture for LDPC Decoder Jyothi B R Lecturer KLS s VDRIT Haliyal-58329 Abstract- Low Density Parity-Check

More information

ARELAY network consists of a pair of source and destination

ARELAY network consists of a pair of source and destination 158 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL 55, NO 1, JANUARY 2009 Parity Forwarding for Multiple-Relay Networks Peyman Razaghi, Student Member, IEEE, Wei Yu, Senior Member, IEEE Abstract This paper

More information

CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT

CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT CHAPTER 9 INPAINTING USING SPARSE REPRESENTATION AND INVERSE DCT 9.1 Introduction In the previous chapters the inpainting was considered as an iterative algorithm. PDE based method uses iterations to converge

More information

496 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 3, MARCH 2018

496 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 3, MARCH 2018 496 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 3, MARCH 2018 Basic-Set Trellis Min Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields Huyen

More information

Analysis and Improvement of Encryption Algorithm Based on Blocked and Chaotic Image Scrambling

Analysis and Improvement of Encryption Algorithm Based on Blocked and Chaotic Image Scrambling Research Journal of Applied Sciences, Engineering and Technology 4(8): 3440-3447, 202 ISSN: 2040-7467 Maxwell Scientific Organization, 202 Submitted: April 7, 202 Accepted: May 06, 202 Published: September

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 1, JANUARY 2009 81 Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes Ji-Hoon Kim, Student Member,

More information

Comparative Performance Analysis of Block and Convolution Codes

Comparative Performance Analysis of Block and Convolution Codes Comparative Performance Analysis of Block and Convolution Codes Manika Pandey M.Tech scholar, ECE DIT University Dehradun Vimal Kant Pandey Assistant Professor/ECE DIT University Dehradun ABSTRACT Error

More information

Performance Optimization of HVD: An Error Detection and Correction Code

Performance Optimization of HVD: An Error Detection and Correction Code Abstract Research Journal of Engineering Sciences ISSN 2278 9472 Performance Optimization of HVD: An Error Detection and Correction Code Fadnavis Shubham Department of Electronics and Communication, Acropolis

More information

Loopy Belief Propagation

Loopy Belief Propagation Loopy Belief Propagation Research Exam Kristin Branson September 29, 2003 Loopy Belief Propagation p.1/73 Problem Formalization Reasoning about any real-world problem requires assumptions about the structure

More information

Discrete Mathematics, Spring 2004 Homework 8 Sample Solutions

Discrete Mathematics, Spring 2004 Homework 8 Sample Solutions Discrete Mathematics, Spring 4 Homework 8 Sample Solutions 6.4 #. Find the length of a shortest path and a shortest path between the vertices h and d in the following graph: b c d a 7 6 7 4 f 4 6 e g 4

More information

Low-Density Parity-Check Codes: Construction and Implementation

Low-Density Parity-Check Codes: Construction and Implementation Low-Density Parity-Check Codes: Construction and Implementation by Gabofetswe Alafang Malema B.S Computer Engineering M.S Electrical Engineering and Computer Science Thesis submitted for the degree of

More information

AN FPGA BASED OVERLAPPED QUASI CYCLIC LDPC DECODER FOR WI-MAX

AN FPGA BASED OVERLAPPED QUASI CYCLIC LDPC DECODER FOR WI-MAX 2 th May 24. Vol. 63 No.2 25-24 JATIT & LLS. All rights reserved. ISSN: 992-8645 www.jatit.org E-ISSN: 87-395 AN FPGA BASED OVERLAPPED QUASI CYCLIC LDPC DECODER FOR WI-MAX G.AMIRTHA GOWRI, 2 S.SUBHA RANI

More information

The design and implementation of TPC encoder and decoder

The design and implementation of TPC encoder and decoder Journal of Physics: Conference Series PAPER OPEN ACCESS The design and implementation of TPC encoder and decoder To cite this article: L J Xiang et al 016 J. Phys.: Conf. Ser. 679 0103 Related content

More information

2D and 3D Far-Field Radiation Patterns Reconstruction Based on Compressive Sensing

2D and 3D Far-Field Radiation Patterns Reconstruction Based on Compressive Sensing Progress In Electromagnetics Research M, Vol. 46, 47 56, 206 2D and 3D Far-Field Radiation Patterns Reconstruction Based on Compressive Sensing Berenice Verdin * and Patrick Debroux Abstract The measurement

More information

HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm

HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm I J C T A, 9(20), 2016, pp. 75-80 International Science Press HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm Sandeep Kakde* and Atish Khobragade** ABSTRACT

More information

AN ANALYSIS ON MARKOV RANDOM FIELDS (MRFs) USING CYCLE GRAPHS

AN ANALYSIS ON MARKOV RANDOM FIELDS (MRFs) USING CYCLE GRAPHS Volume 8 No. 0 208, -20 ISSN: 3-8080 (printed version); ISSN: 34-3395 (on-line version) url: http://www.ijpam.eu doi: 0.2732/ijpam.v8i0.54 ijpam.eu AN ANALYSIS ON MARKOV RANDOM FIELDS (MRFs) USING CYCLE

More information

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of

More information

A Connection between Network Coding and. Convolutional Codes

A Connection between Network Coding and. Convolutional Codes A Connection between Network Coding and 1 Convolutional Codes Christina Fragouli, Emina Soljanin christina.fragouli@epfl.ch, emina@lucent.com Abstract The min-cut, max-flow theorem states that a source

More information

Code Design in the Short Block Length Regime

Code Design in the Short Block Length Regime October 8, 2014 Code Design in the Short Block Length Regime Gianluigi Liva, gianluigi.liva@dlr.de Institute for Communications and Navigation German Aerospace Center, DLR Outline 1 Introduction 2 Overview:

More information

4. Image Retrieval using Transformed Image Content

4. Image Retrieval using Transformed Image Content 4. Image Retrieval using Transformed Image Content The desire of better and faster retrieval techniques has always fuelled to the research in content based image retrieval (CBIR). A class of unitary matrices

More information

Non-Binary Turbo Codes Interleavers

Non-Binary Turbo Codes Interleavers Non-Binary Turbo Codes Interleavers Maria KOVACI, Horia BALTA University Polytechnic of Timişoara, Faculty of Electronics and Telecommunications, Postal Address, 30223 Timişoara, ROMANIA, E-Mail: mariakovaci@etcuttro,

More information

Vertex Magic Total Labelings of Complete Graphs

Vertex Magic Total Labelings of Complete Graphs AKCE J. Graphs. Combin., 6, No. 1 (2009), pp. 143-154 Vertex Magic Total Labelings of Complete Graphs H. K. Krishnappa, Kishore Kothapalli and V. Ch. Venkaiah Center for Security, Theory, and Algorithmic

More information

LOW-DENSITY parity-check (LDPC) codes, which are defined

LOW-DENSITY parity-check (LDPC) codes, which are defined 734 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 9, SEPTEMBER 2009 Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network Chih-Hao Liu, Chien-Ching Lin, Shau-Wei

More information

CHAPTER 6 MODIFIED FUZZY TECHNIQUES BASED IMAGE SEGMENTATION

CHAPTER 6 MODIFIED FUZZY TECHNIQUES BASED IMAGE SEGMENTATION CHAPTER 6 MODIFIED FUZZY TECHNIQUES BASED IMAGE SEGMENTATION 6.1 INTRODUCTION Fuzzy logic based computational techniques are becoming increasingly important in the medical image analysis arena. The significant

More information