Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders
|
|
- Shana Carson
- 5 years ago
- Views:
Transcription
1 Cost efficient FPGA implementations of Min- Sum and Self-Corrected-Min-Sum decoders Oana Boncalo (1), Alexandru Amaricai (1), Valentin Savin (2) (1) University Politehnica Timisoara, Romania (2) CEA-LETI, MINATEC Campus, Grenoble, France Research reported in this presentation has been supported has been supported by the Franco-Romanian (ANR- UEFISCDI) Joint Research Programme Blanc 2013 project DIAMOND, and by the Seventh Framework Program of European Union under Grant Agreement (i-risc project).
2 Outline Min-Sum & Self-Corrected Min-Sum Decoding algorithms Motivation Proposed Architecture for the MS decoder Objectives MS Architecture Results Comparison Proposed Architecture for the SCMS decoder Memory Requirements Proposed Improvements Results Comparison Conclusion Titre de la présentation Date 2
3 LDPC codes (Notation) Defined by sparse bipartite graphs variable-nodes: coded-bits check-nodes: parity-check equations 10 9 α m,n 5 8 Decoded by MP algorithms γ n : input (a priori) LLR values 7 4 α m,n : variable-to-check node messages β m,n : check-to-variable node messages γ n : output (a posteriori) LLR values This work γ n input Min-Sum Self-Corrected Min-Sum γ n output 2 1 β m,n 1 Titre de la présentation Date 3
4 Min-Sum (MS) Decoder Initialization: n = 1,, N; m H(n) γ n = log Pr x n = 0 y n Pr x n = 1 y n 10 α m,n (0) α m,n = γ n Iterations: l = 1,, l max 9 5 CNU: m = 1,, M; n H(m) 8 (l) β m,n (l 1) = sgn α m,n n H m \n min α (l 1) n H(m)\n m,n 7 4 AP-LLR: n = 1,, N (l) (l) γ n = γn + β m,n m H(n) VNU: n = 1,, N; m H(n) (l) α m,n (l) (l) = γ n βm,n γ n input (l) if sgn α m,n (l) then α m,n = 0 l 1 sgn α m,n (l 1) and α m,n 0 γ n output 2 1 β m,n 1 Titre de la présentation Date 4
5 Self-Corrected Min-Sum (SCMS) Decoder Initialization: n = 1,, N; m H(n) γ n = log Pr x n = 0 y n Pr x n = 1 y n 10 α m,n (0) α m,n = γ n Iterations: l = 1,, l max 9 5 CNU: m = 1,, M; n H(m) 8 (l) β m,n (l 1) = sgn α m,n n H m \n min α (l 1) n H(m)\n m,n 7 4 AP-LLR: n = 1,, N (l) (l) γ n = γn + β m,n m H(n) VNU: n = 1,, N; m H(n) (l) α m,n (l) (l) = γ n βm,n γ n input (l) if sgn α m,n (l) then α m,n = 0 l 1 sgn α m,n self-correction (erasure) rule (l 1) and α m,n 0 γ n output 2 1 β m,n 1 Titre de la présentation Date 5
6 Self-Corrected Min-Sum (SCMS) Decoder Relies on the erasure of unreliable variable-node messages Error-correction capability very close to Belief-Propagation With respect to other MS-based variants like NMS and OMS, the SCMS has been proven to provide better performance in the error-floor region, especially for irregular LDPC codes WiMAX, rate 1/2, AWGN Titre de la présentation Date 6
7 Self-Corrected Min-Sum (SCMS) Decoder Relies on the erasure of unreliable variable-node messages Error-correction capability very close to Belief-Propagation With respect to other MS-based variants like NMS and OMS, the SCMS has been proven to provide better performance in the error-floor region, especially for irregular LDPC codes SCMS has also been proved to be robust to: Imprecise arithmetic Faulty hardware WiMAX, rate 1/2, AWGN Titre de la présentation Date 7
8 Self-Corrected Min-Sum (SCMS) Decoder Relies on the erasure of unreliable variable-node messages Error-correction capability very close to Belief-Propagation With respect to other MS-based variants like NMS and OMS, the SCMS has been proven to provide better performance in the error-floor region, especially for irregular LDPC codes SCMS has also been proved to be robust to: Imprecise arithmetic Faulty hardware But these improvements come with a price: signs of messages and erasure bits have to be stored increased memory requirements additional overhead in terms of routing the messages to the appropriate processing units Titre de la présentation Date 8
9 Objectives Main Objective Cost Efficient Implementation of SCMS decoder 1. MS decoder a) Propose a cost efficient implementation 2. SCMS decoder a) Evaluate the overhead due to the self-correction rule b) Propose solutions to reduce overhead Titre de la présentation Date 9
10 Outline Min-Sum & Self-Corrected Min-Sum Decoding algorithms Motivation Proposed Architecture for the MS decoder Objectives MS Architecture Results Comparison Proposed Architecture for the SCMS decoder Memory Requirements Proposed Improvements Results Comparison Conclusion Titre de la présentation Date 10
11 Objectives MS decoder architecture for QC-LDPC codes WiMAX LDPC code with rate 1/2, (N = 2304, K = 1152) code Low cost Efficient utilization of FPGA resources Fit in Virtex-5 VLX50T FPGA device (Digilent Genesys board) Throughput Hundreds of Mbps (> 500 Mbps) Flexible Easily adaptable to other codes and code rates Titre de la présentation Date 11
12 WiMAX LDPC code with rate 1/2 Quasi-Cyclic code, with base matrix B of size Circulant size = 96 parity check matrix of size Layered structure: 12 layers 96 rows per layer Titre de la présentation Date 12
13 WiMAX LDPC code with rate 1/2 Quasi-Cyclic code, with base matrix B of size Circulant size = 96 parity check matrix of size Layered structure: 12 layers 96 rows per layer Layered architecture Lower memory requirements Store only AP-LLRs ( ) and CN messages ( ) Lower interconnect scheme Faster convergence Increased decoding performance if small number of iterations Titre de la présentation Date 13
14 MS Decoder Architecture AP-LLR ( ) memory and routing network 7/8 BRAM blocks (depending on quantization) 2 barrel shifters for routing (RD and WB) Serial RD/WB of AP-LLRs Check-node message ( ) memory 4 BRAM blocks Double buffering + shift registers for routing Data processing units (VCN) 96 parallel processing units Parallel processing within a layer Serial processing of input messages Control Unit Titre de la présentation Date 14
15 MS Decoder Architecture AP-LLR Memory Check-Node messages memory Titre de la présentation Date 15
16 MS decoder AP-LLR memory Memory organization dual port BRAM 72 bits per memory word 6-bits AP-LLR 8 BRAM blocks Serial processing (RD and WB) of AP-LLRs Reduction of AP-LLR memory word Efficient usage of BRAM block Pipelined barrel shifters 7 cc from Mem RD to processing/processing to Mem WB Titre de la présentation Date 16
17 MS Decoder CN message memory Compressed messages Min1, Min2, IndexMin1, Signs 4-bit quantization: 16 bits (compressed) vs 28 bits (uncompressed) Memory word 16 compressed messages 4 messages x 4 BRAMs Reading 96 messages Routing 6 clock cycles Shift-registers Titre de la présentation Date 17
18 MS Decoder Processing Unit (VCN) Serial processing (6,4) quantization Slice based adders & comp. Conversion between SM and C2 (5,3) quantization db performance penalty Arithmetic operations implemented as ROM Only SM computations Titre de la présentation Date 18
19 Results comparison Architecture proposal Code Quantization Device Frequency (MHz) Throughput (Mbps) Chandrasetty2012 [1] (576, 1152) γ-4 bit, β-2 bit Virtex Stimming2012 [2] (1152, 2304) γ-4 bit, β-3 bit Virtex Resources Slices BRAM Chen2011 [3] (768, 1536) γ-6 bit, β-4 bit Virtex Kim2011 [4] (336, 672) γ-6 bit, β-4 bit Virtex Beuschel2008 [5] (1152, 2304) γ-6 bit, β-4 bit Virtex Proposed (baseline) (1152, 2304) γ-6 bit, β-4 bit Virtex Proposed (new VCN) (1152, 2304) γ-5 bit, β-3 bit Virtex [1] V. A. Chandrasetty and S. M. Aziz, "An area efficient LDPC decoder using a reduced complexity min-sum algorithm", VLSI Journal, 2012 [2] A. B. Stimming and A. Dollas, "FPGA-based design and implementation of a multi-gbps LDPC decoder", FPL, 2012 [3] X. Chen, J. Kang and S. Lin and V. Akella, "Memory System Optimization for FPGA Based Implementation of Quasi- Cyclic LDPC Codes Decoders", IEEE Trans. on CAS, [4] S. Kim, G. E. Sobelman, and H. Lee, "A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes", IEEE Trans. On VLSI, [5] C. Beuschel, H.-J. Pfleiderer, "FPGA implementation of a Flexible LDPC decoder", FPL, Titre de la présentation Date 19
20 Results comparison Architecture proposal Code Quantization Device Frequency (MHz) Throughput (Mbps) Resources Slices BRAM Chandrasetty2012 [1] (576, 1152) γ-4 bit, β-2 bit Virtex Stimming2012 [2] (1152, 2304) γ-4 bit, β-3 bit Virtex Chen2011 [3] (768, 1536) γ-6 bit, β-4 bit Virtex Kim2011 [4] (336, 672) γ-6 bit, β-4 bit Virtex Beuschel2008 [5] (1152, 2304) γ-6 bit, β-4 bit Virtex Proposed (baseline) (1152, 2304) γ-6 bit, β-4 bit Virtex Proposed (new VCN) (1152, 2304) γ-5 bit, β-3 bit Virtex Low cost FPGA LDPC decoder architecture Efficient usage of BRAM blocks both for AP-LLR and CN message memory Novel implementation of data processing by implementing arithmetic operation via ROM Adaptable architecture, suitable to other LDPC codes Titre de la présentation Date 20
21 Outline Min-Sum & Self-Corrected Min-Sum Decoding algorithms Motivation Proposed Architecture for the MS decoder Objectives MS Architecture Results Comparison Proposed Architecture for the SCMS decoder Memory Requirements Proposed Improvements Results Comparison Conclusion Titre de la présentation Date 21
22 SCMS Memory Requirements Additional memory requirements s old m,n = sgn α old m,n, sign of the previous α m,n message e old m,n, erasure bit, indicating if previous α m,n message has been erased Total = 2 additional bits per graph edge = 2*d c bits per check node MS, with compressed : 4-bit quant. d c = 6 d c = 20 Index min1 min 1 min 2 signs 15 bits 31 bits SCMS, with compressed Index min1 min 1 min 2 signs signs erasure bits 27 bits 71 bits Titre de la présentation Date 22
23 SCMS Improvements MS, with compressed Index min1 min 1 min 2 signs SCMS, with compressed Index min1 min 1 min 2 signs signs erasure bits SCMS, with no signs Index min1 min 1 min 2 signs erasure bits Duplicate the signs computation SCMS, with no signs and erasure bits Index min1 min 1 min 2 signs Modify the selfcorrection (erasure) rule Titre de la présentation Date 23
24 Memory Efficient SCMS Improvement 1 Duplicate the check node message sign computation Allows the storage of only the variable node message signs and erasure bits message sign computation block Titre de la présentation Date 24
25 Memory Efficient SCMS Improvement 1 Duplicate the check node message sign computation Allows the storage of only the variable node message signs and erasure bits Erasure Detection Block Inputs sold m,n : sign old new s m,n : sign new eold m,n : erasure bit Output e new m,n = e old m,n s old m,n snew m,n Titre de la présentation Date 25
26 Memory Efficient SCMS Improvement 2 Modifying the erasure rule Avoid storing the erasure bits erasure bits are estimated Erasure Detection Block Inputs sold m,n : sign old new s m,n : sign new β min1 : min1 value Output e new old_est m,n = e m,n s old m,n snew m,n where e m,n old_est = 1, if β min1 = 0 0, otherwise Titre de la présentation Date 26
27 Memory Efficient SCMS Improvement 2 Bit Error Rate (BER) Modifying the erasure rule Avoid storing the erasure bits erasure bits are estimated Very small (negligible) performance degradation 1E+00 WiMAX, rate 1/2, AWGN, (5,3)-quant Erasure Detection Block Inputs sold m,n : sign old new s m,n : sign new β min1 : min1 value Output e new old_est m,n = e m,n s old m,n snew m,n where e old_est m,n = 1, if β min1 = 0 0, otherwise 1E-01 1E-02 1E-03 1E-04 1E-05 1E-06 1E-07 MS SCMS SCMS-V SNR (db) Titre de la présentation Date 27
28 Results comparison Conventional MS 5895 slices, 12 BRAM Frequency : 290 MHz Conventional SCMS 7179 slices, 16 BRAM Frequency : 270 MHz SCMS with no check node message signs (1) 6748 slices, 14 BRAM Frequency : 289 MHz SCMS with no check node message signs and erasure bits (2) 5946 slices, 12 BRAM Frequency : 266 MHz (5, 3)-quantization Results after place & route Xilinx XC5VLX50T device, speed grade -3 using the Xilinx ISE 14.7 tool Additional overhead in the VCN units is overruled by the reduction in the β routing logic similar cost conventional MS Titre de la présentation Date 28
29 Conclusion Two improvements for the layered SCMS architecture suitable for both FPGA and ASIC implementations New self-correction rule which avoids the requirement for erasure bits storage Performance close to conventional SCMS Outperforms MS by 0.4 db, while having similar cost Low cost FPGA architectures for both MS and SCMS Efficient usage of BRAM blocks both for AP-LLR and CN message memory Novel implementation of data processing by implementing arithmetic operation via ROM Adaptable architectures, suitable to other QC-LDPC codes O. Boncalo, A. Amaricai, A. Hera, and V. Savin, Cost Efficient FPGA Layered LDPC Decoder with Serial AP-LLR Processing, International Conference on Field Programmable Logic and Applications (FPL), September 2014 O. Boncalo, A. Amaricai, and V. Savin, Memory Efficient Implementation of Self-Corrected Min-Sum Decoder, IEEE International Conference on Electronics Circuits and Systems (ICECS), December, 2014 Titre de la présentation Date 29
30 Merci de votre attention
PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS
American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE
More informationLow Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE n
Low Complexity Quasi-Cyclic LDPC Decoder Architecture for IEEE 802.11n Sherif Abou Zied 1, Ahmed Tarek Sayed 1, and Rafik Guindi 2 1 Varkon Semiconductors, Cairo, Egypt 2 Nile University, Giza, Egypt Abstract
More informationHIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES
HIGH-THROUGHPUT MULTI-RATE LDPC DECODER BASED ON ARCHITECTURE-ORIENTED PARITY CHECK MATRICES Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, Joseph R. Cavallaro ECE Department, Rice University
More informationMulti-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications
Multi-Rate Reconfigurable LDPC Decoder Architectures for QC-LDPC codes in High Throughput Applications A thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Technology
More information98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011
98 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 1, JANUARY 2011 Memory System Optimization for FPGA- Based Implementation of Quasi-Cyclic LDPC Codes Decoders Xiaoheng Chen,
More informationMULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA
MULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, and Joseph R. Cavallaro Department of Electrical
More informationTradeoff Analysis and Architecture Design of High Throughput Irregular LDPC Decoders
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 1, NO. 1, NOVEMBER 2006 1 Tradeoff Analysis and Architecture Design of High Throughput Irregular LDPC Decoders Predrag Radosavljevic, Student
More informationAN FPGA BASED OVERLAPPED QUASI CYCLIC LDPC DECODER FOR WI-MAX
2 th May 24. Vol. 63 No.2 25-24 JATIT & LLS. All rights reserved. ISSN: 992-8645 www.jatit.org E-ISSN: 87-395 AN FPGA BASED OVERLAPPED QUASI CYCLIC LDPC DECODER FOR WI-MAX G.AMIRTHA GOWRI, 2 S.SUBHA RANI
More informationBER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel
I J C T A, 9(40), 2016, pp. 397-404 International Science Press ISSN: 0974-5572 BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel Neha Mahankal*, Sandeep Kakde* and Atish Khobragade**
More informationPartly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes
Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes Ning Chen, Yongmei Dai, and Zhiyuan Yan Department of Electrical and Computer Engineering, Lehigh University, PA
More informationA Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications
A Generic Architecture of CCSDS Low Density Parity Check Decoder for Near-Earth Applications Fabien Demangel, Nicolas Fau, Nicolas Drabik, François Charot, Christophe Wolinski To cite this version: Fabien
More informationA Reduced Routing Network Architecture for Partial Parallel LDPC decoders
A Reduced Routing Network Architecture for Partial Parallel LDPC decoders By HOUSHMAND SHIRANI MEHR B.S. (Sharif University of Technology) July, 2009 THESIS Submitted in partial satisfaction of the requirements
More informationA NOVEL HARDWARE-FRIENDLY SELF-ADJUSTABLE OFFSET MIN-SUM ALGORITHM FOR ISDB-S2 LDPC DECODER
18th European Signal Processing Conference (EUSIPCO-010) Aalborg, Denmark, August -7, 010 A NOVEL HARDWARE-FRIENDLY SELF-ADJUSTABLE OFFSET MIN-SUM ALGORITHM FOR ISDB-S LDPC DECODER Wen Ji, Makoto Hamaminato,
More informationASIP LDPC DESIGN FOR AD AND AC
ASIP LDPC DESIGN FOR 802.11AD AND 802.11AC MENG LI CSI DEPARTMENT 3/NOV/2014 GDR-ISIS @ TELECOM BRETAGNE BREST FRANCE OUTLINES 1. Introduction of IMEC and CSI department 2. ASIP design flow 3. Template
More informationHDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm
I J C T A, 9(20), 2016, pp. 75-80 International Science Press HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm Sandeep Kakde* and Atish Khobragade** ABSTRACT
More informationError Control Coding for MLC Flash Memories
Error Control Coding for MLC Flash Memories Ying Y. Tai, Ph.D. Cadence Design Systems, Inc. ytai@cadence.com August 19, 2010 Santa Clara, CA 1 Outline The Challenges on Error Control Coding (ECC) for MLC
More informationInternational Journal of Engineering Trends and Technology (IJETT) - Volume4Issue5- May 2013
Design of Low Density Parity Check Decoder for WiMAX and FPGA Realization M.K Bharadwaj #1, Ch.Phani Teja *2, K.S ROY #3 #1 Electronics and Communications Engineering,K.L University #2 Electronics and
More informationOVer past decades, iteratively decodable codes, such as
1 Trellis-based Extended Min-Sum Algorithm for Non-binary LDPC Codes and its Hardware Structure Erbao Li, David Declercq Senior Member, IEEE, and iran Gunnam Senior Member, IEEE Abstract In this paper,
More informationMULTI-RATE HIGH-THROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA
MULTIRATE HIGHTHROUGHPUT LDPC DECODER: TRADEOFF ANALYSIS BETWEEN DECODING THROUGHPUT AND AREA Predrag Radosavljevic, Alexandre de Baynast, Marjan Karkooti, and Joseph R. Cavallaro Department of Electrical
More informationHIGH THROUGHPUT LOW POWER DECODER ARCHITECTURES FOR LOW DENSITY PARITY CHECK CODES
HIGH THROUGHPUT LOW POWER DECODER ARCHITECTURES FOR LOW DENSITY PARITY CHECK CODES A Dissertation by ANAND MANIVANNAN SELVARATHINAM Submitted to the Office of Graduate Studies of Texas A&M University in
More informationlambda-min Decoding Algorithm of Regular and Irregular LDPC Codes
lambda-min Decoding Algorithm of Regular and Irregular LDPC Codes Emmanuel Boutillon, Frédéric Guillou, Jean-Luc Danger To cite this version: Emmanuel Boutillon, Frédéric Guillou, Jean-Luc Danger lambda-min
More informationHardware Implementation
Low Density Parity Check decoder Hardware Implementation Ruchi Rani (2008EEE2225) Under guidance of Prof. Jayadeva Dr.Shankar Prakriya 1 Indian Institute of Technology LDPC code Linear block code which
More informationPartially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule
IEICE TRANS. FUNDAMENTALS, VOL.E89 A, NO.4 APRIL 2006 969 PAPER Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa Partially-Parallel LDPC Decoder Achieving
More informationEfficient Configurable Decoder Architecture for Non-binary Quasi-cyclic LDPC Codes
1 Efficient Configurable Decoder Architecture for Non-binary Quasi-cyclic LDPC Codes Xiaoheng Chen, Shu Lin, Life Fellow, IEEE, and Venkatesh Akella Department of Electrical and Computer Engineering University
More informationLOW-POWER IMPLEMENTATION OF A HIGH-THROUGHPUT LDPC DECODER FOR IEEE N STANDARD. Naresh R. Shanbhag
LOW-POWER IMPLEMENTATION OF A HIGH-THROUGHPUT LDPC DECODER FOR IEEE 802.11N STANDARD Junho Cho Department of Electrical Engineering, Seoul National University, Seoul, 151-744, Korea Naresh R. Shanbhag
More informationStrategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture
Strategies for High-Throughput FPGA-based QC-LDPC Decoder Architecture Swapnil Mhaske, Hojin Kee, Tai Ly, Ahsan Aziz, Predrag Spasojevic Wireless Information Network Laboratory, Rutgers University, New
More informationEfficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels
Efficient Markov Chain Monte Carlo Algorithms For MIMO and ISI channels Rong-Hui Peng Department of Electrical and Computer Engineering University of Utah /7/6 Summary of PhD work Efficient MCMC algorithms
More informationPiecewise Linear Approximation Based on Taylor Series of LDPC Codes Decoding Algorithm and Implemented in FPGA
Journal of Information Hiding and Multimedia Signal Processing c 2018 ISSN 2073-4212 Ubiquitous International Volume 9, Number 3, May 2018 Piecewise Linear Approximation Based on Taylor Series of LDPC
More informationDisclosing the LDPC Code Decoder Design Space
Disclosing the LDPC Code Decoder Design Space Torben Brack, Frank Kienle, Norbert Wehn Microelectronic System Design Research Group University of Kaiserslautern Erwin-Schrödinger-Straße 67663 Kaiserslautern,
More informationA High-Throughput FPGA Implementation of Quasi-Cyclic LDPC Decoder
40 IJCSNS International Journal of Computer Science and Network Security, VOL.7 No.3, March 07 A High-Throughput FPGA Implementation of Quasi-Cyclic LDPC Decoder Hossein Gharaee, Mahdie Kiaee and Naser
More informationDesign of a Quasi-Cyclic LDPC Decoder Using Generic Data Packing Scheme
Design of a Quasi-Cyclic LDPC Decoder Using Generic Data Packing Scheme Jinlei Chen, Yan Zhang and Xu Wang Key Laboratory of Network Oriented Intelligent Computation Shenzhen Graduate School, Harbin Institute
More informationA Memory Efficient FPGA Implementation of Quasi-Cyclic LDPC Decoder
Proceedings of the 5th WSEAS Int. Conf. on Instrumentation, Measurement, Circuits and Systems, angzhou, China, April 6-8, 26 (pp28-223) A Memory Efficient FPGA Implementation of Quasi-Cyclic DPC Decoder
More informationImproving Min-sum LDPC Decoding Throughput by Exploiting Intra-cell Bit Error Characteristic in MLC NAND Flash Memory
Improving Min-sum LDPC Decoding Throughput by Exploiting Intra-cell Bit Error Characteristic in MLC NAND Flash Memory Wenzhe Zhao, Hongbin Sun, Minjie Lv, Guiqiang Dong, Nanning Zheng, and Tong Zhang Institute
More informationOptimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR)
Optimized ARM-Based Implementation of Low Density Parity Check Code (LDPC) Decoder in China Digital Radio (CDR) P. Vincy Priscilla 1, R. Padmavathi 2, S. Tamilselvan 3, Dr.S. Kanthamani 4 1,4 Department
More informationHybrid Iteration Control on LDPC Decoders
Hybrid Iteration Control on LDPC Decoders Erick Amador and Raymond Knopp EURECOM 694 Sophia Antipolis, France name.surname@eurecom.fr Vincent Rezard Infineon Technologies France 656 Sophia Antipolis, France
More informationLOW-DENSITY parity-check (LDPC) codes, which are defined
734 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 9, SEPTEMBER 2009 Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network Chih-Hao Liu, Chien-Ching Lin, Shau-Wei
More informationReduced Complexity of Decoding Algorithm for Irregular LDPC Codes Using a Split Row Method
Journal of Wireless Networking and Communications 2012, 2(4): 29-34 DOI: 10.5923/j.jwnc.20120204.01 Reduced Complexity of Decoding Algorithm for Irregular Rachid El Alami *, Mostafa Mrabti, Cheikh Bamba
More informationQuantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes
Quantized Iterative Message Passing Decoders with Low Error Floor for LDPC Codes Xiaojie Zhang and Paul H. Siegel University of California, San Diego 1. Introduction Low-density parity-check (LDPC) codes
More informationFPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5
FPGA Implementation of Binary Quasi Cyclic LDPC Code with Rate 2/5 Arulmozhi M. 1, Nandini G. Iyer 2, Anitha M. 3 Assistant Professor, Department of EEE, Rajalakshmi Engineering College, Chennai, India
More informationOptimized Min-Sum Decoding Algorithm for Low Density PC Codes
Optimized Min-Sum Decoding Algorithm for Low Density PC Codes Dewan Siam Shafiullah, Mohammad Rakibul Islam, Mohammad Mostafa Amir Faisal, Imran Rahman, Dept. of Electrical and Electronic Engineering,
More informationArea and Energy Efficient VLSI Architectures for Low-Density Parity-Check Decoders using an On-the-fly Computation
Area and Energy Efficient VLSI Architectures for Low-Density Parity-Check Decoders using an On-the-fly Computation Kiran Gunnam Texas A&M University October 11 2006 Outline Introduction of LDPC Problem
More informationA new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes
IET Communications Research Article A new two-stage decoding scheme with unreliable path search to lower the error-floor for low-density parity-check codes Pilwoong Yang 1, Bohwan Jun 1, Jong-Seon No 1,
More informationOptimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes
Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes Yongmei Dai and Zhiyuan Yan Department of Electrical and Computer Engineering Lehigh University, PA 18015, USA E-mails: {yod304, yan}@lehigh.edu
More informationLOW-DENSITY parity-check (LDPC) codes were invented by Robert Gallager [1] but had been
1 Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs Yue Zhao and Francis C.M. Lau, Senior Member, IEEE arxiv:1204.0334v2 [cs.it] 27 Jul 2012 I. INTRODUCTION LOW-DENSITY
More informationBlock-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes
J Sign Process Syst (2015) 78:209 222 DOI 10.1007/s11265-013-0816-5 Block-Layered Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes Chang-Seok Choi & Hanho Lee Received: 21 February 2013 /Revised:
More informationRECENTLY, low-density parity-check (LDPC) codes have
892 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 53, NO. 4, APRIL 2006 Code Construction and FPGA Implementation of a Low-Error-Floor Multi-Rate Low-Density Parity-Check Code Decoder
More informationModern Communications Chapter 5. Low-Density Parity-Check Codes
1/14 Modern Communications Chapter 5. Low-Density Parity-Check Codes Husheng Li Min Kao Department of Electrical Engineering and Computer Science University of Tennessee, Knoxville Spring, 2017 2/14 History
More informationMemory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes
Memory Efficient Decoder Architectures for Quasi-Cyclic LDPC Codes Yongmei Dai, Ning Chen and Zhiyuan Yan Department of Electrical and Computer Engineering Lehigh University, PA 805, USA E-mails: {yod30,
More informationA Massively Parallel Implementation of QC-LDPC Decoder on GPU
A Massively Parallel Implementation of QC-LDPC Decoder on GPU Guohui Wang, Michael Wu, Yang Sun, and Joseph R Cavallaro Department of Electrical and Computer Engineering, Rice University, Houston, Texas
More informationAn FPGA Implementation of (3, 6)-Regular Low-Density Parity-Check Code Decoder
EURASIP Journal on Applied Signal Processing 2003:, 30 42 c 2003 Hindawi Publishing Corporation An FPGA Implementation of (3, )-Regular Low-Density Parity-Check Code Decoder Tong Zhang Department of Electrical,
More informationLOW-DENSITY PARITY-CHECK (LDPC) codes [1] can
208 IEEE TRANSACTIONS ON MAGNETICS, VOL 42, NO 2, FEBRUARY 2006 Structured LDPC Codes for High-Density Recording: Large Girth and Low Error Floor J Lu and J M F Moura Department of Electrical and Computer
More informationReview Article Flexible LDPC Decoder Architectures
VLSI Design Volume 2012, Article ID 730835, 16 pages doi:10.1155/2012/730835 Review Article Flexible LDPC Decoder Architectures Muhammad Awais and Carlo Condo Department of Electronics and Telecommunications,
More informationOverlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation
Overlapped Scheduling for Folded LDPC Decoding Based on Matrix Permutation In-Cheol Park and Se-Hyeon Kang Department of Electrical Engineering and Computer Science, KAIST {icpark, shkang}@ics.kaist.ac.kr
More informationPerformance Analysis of Gray Code based Structured Regular Column-Weight Two LDPC Codes
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 11, Issue 4, Ver. III (Jul.-Aug.2016), PP 06-10 www.iosrjournals.org Performance Analysis
More informationDistributed Decoding in Cooperative Communications
Distributed Decoding in Cooperative Communications Marjan Karkooti and Joseph R. Cavallaro Rice University, Department of Electrical and Computer Engineering, Houston, TX, 77005 {marjan,cavallar} @rice.edu
More informationFPGA Matrix Multiplier
FPGA Matrix Multiplier In Hwan Baek Henri Samueli School of Engineering and Applied Science University of California Los Angeles Los Angeles, California Email: chris.inhwan.baek@gmail.com David Boeck Henri
More informationLowcostLDPCdecoderforDVB-S2
LowcostLDPCdecoderforDVB-S2 John Dielissen*, Andries Hekstra*, Vincent Berg+ * Philips Research, High Tech Campus 5, 5656 AE Eindhoven, The Netherlands + Philips Semiconductors, 2, rue de la Girafe, BP.
More informationLLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLIC HERE TO EDIT < LLR-based Successive-Cancellation List Decoder for Polar Codes with Multi-bit Decision Bo Yuan and eshab. Parhi, Fellow,
More informationFault Tolerant Parallel Filters Based On Bch Codes
RESEARCH ARTICLE OPEN ACCESS Fault Tolerant Parallel Filters Based On Bch Codes K.Mohana Krishna 1, Mrs.A.Maria Jossy 2 1 Student, M-TECH(VLSI Design) SRM UniversityChennai, India 2 Assistant Professor
More informationOn the Implementation of Long LDPC Codes for Optical Communications
On the Implementation of Long LDPC Codes for Optical Communications Andrew J Wong Department of Electrical and Computer Engineering McGill University Montréal, Québec October 2009 A thesis submitted to
More informationOn the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing
On the Performance Evaluation of Quasi-Cyclic LDPC Codes with Arbitrary Puncturing Ying Xu, and Yueun Wei Department of Wireless Research Huawei Technologies Co., Ltd, Shanghai, 6, China Email: {eaglexu,
More informationLow complexity FEC Systems for Satellite Communication
Low complexity FEC Systems for Satellite Communication Ashwani Singh Navtel Systems 2 Rue Muette, 27000,Houville La Branche, France Tel: +33 237 25 71 86 E-mail: ashwani.singh@navtelsystems.com Henry Chandran
More informationA Flexible FPGA-Based Quasi-Cyclic LDPC Decoder
IEEE ACCESS 1 A Flexible FPGA-Based Quasi-Cyclic LDPC Decoder Peter Hailes, Lei Xu, Robert G. Maunder, Bashir M. Al-Hashimi and Lajos Hanzo School of ECS, University of Southampton, SO17 1BJ, UK Corresponding
More informationPerformance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2
Performance Analysis of Min-Sum LDPC Decoding Algorithm S. V. Viraktamath 1, Girish Attimarad 2 1 Department of ECE, SDM College of Engineering and Technology, Dharwad, India 2 Department of ECE, Dayanand
More informationISSN (Online), Volume 1, Special Issue 2(ICITET 15), March 2015 International Journal of Innovative Trends and Emerging Technologies
VLSI IMPLEMENTATION OF HIGH PERFORMANCE DISTRIBUTED ARITHMETIC (DA) BASED ADAPTIVE FILTER WITH FAST CONVERGENCE FACTOR G. PARTHIBAN 1, P.SATHIYA 2 PG Student, VLSI Design, Department of ECE, Surya Group
More informationStratix II vs. Virtex-4 Performance Comparison
White Paper Stratix II vs. Virtex-4 Performance Comparison Altera Stratix II devices use a new and innovative logic structure called the adaptive logic module () to make Stratix II devices the industry
More informationInvestigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation
Investigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation Zhengya Zhang, Lara Dolecek, Borivoje Nikolic, Venkat Anantharam, and Martin Wainwright Department of Electrical
More informationNon-recursive complexity reduction encoding scheme for performance enhancement of polar codes
Non-recursive complexity reduction encoding scheme for performance enhancement of polar codes 1 Prakash K M, 2 Dr. G S Sunitha 1 Assistant Professor, Dept. of E&C, Bapuji Institute of Engineering and Technology,
More informationIEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers
International Journal of Research in Computer Science ISSN 2249-8257 Volume 1 Issue 1 (2011) pp. 1-7 White Globe Publications www.ijorcs.org IEEE-754 compliant Algorithms for Fast Multiplication of Double
More informationAn HEVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication
2018 IEEE International Conference on Consumer Electronics (ICCE) An HEVC Fractional Interpolation Hardware Using Memory Based Constant Multiplication Ahmet Can Mert, Ercan Kalali, Ilker Hamzaoglu Faculty
More informationPerformance analysis of LDPC Decoder using OpenMP
Performance analysis of LDPC Decoder using OpenMP S. V. Viraktamath Faculty, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India. Jyothi S. Hosmath Student, Dept. of E&CE, SDMCET, Dharwad. Karnataka, India.
More informationTHE turbo code is one of the most attractive forward error
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 2, FEBRUARY 2016 211 Memory-Reduced Turbo Decoding Architecture Using NII Metric Compression Youngjoo Lee, Member, IEEE, Meng
More informationA Novel Architecture for Scalable, High throughput, Multi-standard LDPC Decoder
A Novel Architecture for Scalable, High throughput, Multi-standard LPC ecoder Abstract This paper presents a a novel bottom up parallel approach for implementing high throughput, scalable multistandard,
More informationInvestigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures
Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures L. BARTHE, P. BENOIT, L. TORRES LIRMM - CNRS - University of Montpellier 2 FPL 10 - Tuesday
More informationERROR correcting codes are used to increase the bandwidth
404 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 3, MARCH 2002 A 690-mW 1-Gb/s 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder Andrew J. Blanksby and Chris J. Howland Abstract A 1024-b, rate-1/2,
More informationSTARTING in the 1990s, much work was done to enhance
1048 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 57, NO. 5, MAY 2010 A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders Tinoosh Mohsenin, Dean
More informationInterlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes
Interlaced Column-Row Message-Passing Schedule for Decoding LDPC Codes Saleh Usman, Mohammad M. Mansour, Ali Chehab Department of Electrical and Computer Engineering American University of Beirut Beirut
More informationIEEE 802.3ap Codes Comparison for 10G Backplane System
IEEE 802.3ap Codes Comparison for 10G Backplane System March, 2005 Boris Fakterman, Intel boris.fakterman@intel.com Presentation goal The goal of this presentation is to compare Forward Error Correction
More informationDynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications
MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic Window Decoding for LDPC Convolutional Codes in Low-Latency Optical Communications Xia, T.; Koike-Akino, T.; Millar, D.S.; Kojima,
More informationBasic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices
3 Digital Systems Implementation Programmable Logic Devices Basic FPGA Architectures Why Programmable Logic Devices (PLDs)? Low cost, low risk way of implementing digital circuits as application specific
More informationH-ARQ Rate-Compatible Structured LDPC Codes
H-ARQ Rate-Compatible Structured LDPC Codes Mostafa El-Khamy, Jilei Hou and Naga Bhushan Electrical Engineering Dept. Qualcomm California Institute of Technology 5775 Morehouse Drive Pasadena, CA 91125
More informationFPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression
FPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression Divakara.S.S, Research Scholar, J.S.S. Research Foundation, Mysore Cyril Prasanna Raj P Dean(R&D), MSEC, Bangalore Thejas
More informationC LDPC Coding Proposal for LBC. This contribution provides an LDPC coding proposal for LBC
C3-27315-3 Title: Abstract: Source: Contact: LDPC Coding Proposal for LBC This contribution provides an LDPC coding proposal for LBC Alcatel-Lucent, Huawei, LG Electronics, QUALCOMM Incorporated, RITT,
More informationBER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU
2013 8th International Conference on Communications and Networking in China (CHINACOM) BER Guaranteed Optimization and Implementation of Parallel Turbo Decoding on GPU Xiang Chen 1,2, Ji Zhu, Ziyu Wen,
More informationSearch for Improvements in Low Density Parity Check Codes for WiMAX (802.16e) Applications
POLITECNICO DI TORINO III Facoltà di Ingegneria Ingegneria delle Telecomunicazioni Search for Improvements in Low Density Parity Check Codes for WiMAX (802.6e) Applications Author: Carlos Dirube García
More informationIterative Refinement on FPGAs
Iterative Refinement on FPGAs Tennessee Advanced Computing Laboratory University of Tennessee JunKyu Lee July 19 th 2011 This work was partially supported by the National Science Foundation, grant NSF
More informationHELSINKI UNIVERSITY OF TECHNOLOGY Faculty of Electronics, Communication and Automation Department of Communications and Networking
HELSINKI UNIVERSITY OF TECHNOLOGY Faculty of Electronics, Communication and Automation Department of Communications and Networking Huageng Chi HARDWARE DESIGN OF DECODER FOR LOW-DENSITY PARITY CHECK CODES
More informationA Dedicated Hardware Solution for the HEVC Interpolation Unit
XXVII SIM - South Symposium on Microelectronics 1 A Dedicated Hardware Solution for the HEVC Interpolation Unit 1 Vladimir Afonso, 1 Marcel Moscarelli Corrêa, 1 Luciano Volcan Agostini, 2 Denis Teixeira
More informationI. Introduction. India; 2 Assistant Professor, Department of Electronics & Communication Engineering, SRIT, Jabalpur (M.P.
A Decimal / Binary Multi-operand Adder using a Fast Binary to Decimal Converter-A Review Ruchi Bhatt, Divyanshu Rao, Ravi Mohan 1 M. Tech Scholar, Department of Electronics & Communication Engineering,
More informationLOW-density parity-check (LDPC) codes have attracted
2966 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 50, NO. 12, DECEMBER 2004 LDPC Block and Convolutional Codes Based on Circulant Matrices R. Michael Tanner, Fellow, IEEE, Deepak Sridhara, Arvind Sridharan,
More informationBinary Adders. Ripple-Carry Adder
Ripple-Carry Adder Binary Adders x n y n x y x y c n FA c n - c 2 FA c FA c s n MSB position Longest delay (Critical-path delay): d c(n) = n d carry = 2n gate delays d s(n-) = (n-) d carry +d sum = 2n
More informationA New MIMO Detector Architecture Based on A Forward-Backward Trellis Algorithm
A New MIMO etector Architecture Based on A Forward-Backward Trellis Algorithm Yang Sun and Joseph R Cavallaro epartment of Electrical and Computer Engineering Rice University, Houston, TX 775 Email: {ysun,
More informationCPE/EE 422/522. Introduction to Xilinx Virtex Field-Programmable Gate Arrays Devices. Dr. Rhonda Kay Gaede UAH. Outline
CPE/EE 422/522 Introduction to Xilinx Virtex Field-Programmable Gate Arrays Devices Dr. Rhonda Kay Gaede UAH Outline Introduction Field-Programmable Gate Arrays Virtex Virtex-E, Virtex-II, and Virtex-II
More informationOptimized Graph-Based Codes For Modern Flash Memories
Optimized Graph-Based Codes For Modern Flash Memories Homa Esfahanizadeh Joint work with Ahmed Hareedy and Lara Dolecek LORIS Lab Electrical Engineering Department, UCLA 10/08/2016 Presentation Outline
More informationHigh Throughput Energy Efficient Parallel FFT Architecture on FPGAs
High Throughput Energy Efficient Parallel FFT Architecture on FPGAs Ren Chen Ming Hsieh Department of Electrical Engineering University of Southern California Los Angeles, USA 989 Email: renchen@usc.edu
More informationIterative Decoder Architectures
Iterative Decoder Architectures Submitted to IEEE Communications Magazine Engling Yeo, Borivoje Nikolic, and Venkat Anantharam Department of Electrical Engineering and Computer Sciences University of California,
More informationPerformance Analysis of CORDIC Architectures Targeted by FPGA Devices
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Analysis of CORDIC Architectures Targeted by FPGA Devices Guddeti Nagarjuna Reddy 1, R.Jayalakshmi 2, Dr.K.Umapathy
More informationA Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors
A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors Brent Bohnenstiehl and Bevan Baas Department of Electrical and Computer Engineering University of California, Davis {bvbohnen,
More informationScalable and Dynamically Updatable Lookup Engine for Decision-trees on FPGA
Scalable and Dynamically Updatable Lookup Engine for Decision-trees on FPGA Yun R. Qu, Viktor K. Prasanna Ming Hsieh Dept. of Electrical Engineering University of Southern California Los Angeles, CA 90089
More informationA Hardware Generator for Factor Graph Applications
A Hardware Generator for Factor Graph Applications James Daniel Demma Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements
More information