PROPANE: An Environment for Examining the Propagation of Errors in Software Λ

Size: px
Start display at page:

Download "PROPANE: An Environment for Examining the Propagation of Errors in Software Λ"

Transcription

1 : An Envirment for Examining the Propagati of Errors in Software Λ Martin Hiller Arshad Jhumka Department of Computer Engineering Chalmers University of Technology Göteborg, Sweden Neeraj Suri ABSTRACT In order produce reliable software, it is important have knowledge how faults errors may affect the software. In particular, designing efficient error detecti mechanisms requires not ly knowledge which types of errors detect but also the effect these errors may have the software as well as how they propagate through the software. This paper presents the Propagati Analysis Envirment () which is a ol for profiling cducting fault injecti experiments software running deskp computers. supports the injecti of both software faults (by mutati of source code) errors (by manipulating variable memory ctents). supports various error types out-of-the-box has support for user-defined error types. For logging, probes are provided for charting the values of variables memory areas as well as for registering events during executi of the system under test. has a flexible design making it useful for development of a wide range of software systems, e.g., embedded software, generic software compents, or user-level deskp applicatis. We show examples of results obtained using how these can guide software developers where software error detecti recovery could increase the reliability of the software system. Keywords Error Propagati Analysis, Software Reliability, Fault Injecti, Software Development Tools. INTRODUCTION In order develop software that functis in a n-harmful manner in the presence of faults errors (as defined in [9]), e requires knowledge of the behavior of the software under these exceptial cditis. In particular, e needs know how faults Λ Supported in part by Volvo Research Foundati (FFP-DCN), NUTEK (P ), Saab, NSF Career CCR 98963, by EC DBench (IST ) Permissi make digital or hard copies of part or all of this work or persal or classroom use is granted without fee provided that copies are Permissi make digital or hard copies of all or part of this work for not persal made or or distributed classroom use for profit is granted or commercial without fee advantage provided that that copies copies are bear not made this notice or distributed the full for profit citati or commercial the first page. advantage To copy otherwise, that copies republish, bear this notice post the servers, full citati or redistribute the first page. To lists, copy requires otherwise, prior specific republish, permissi post /or servers a fee. or redistribute lists, requires prior specific permissi 00 ACM /or $5.00 a fee. ISSTA 00 Rome, Italy Copyright 00 ACM /0/ $5.00. errors propagate affect the executi of software. Knowing propagati pathways may, for instance, be of great help when deciding where place error detecti recovery mechanisms. Learning about error propagati characteristics of a software system requires not ly that e should be able inject errors mir the effect these have system output, but also that e is able mir how these errors are transported through the system. Thus, high observability is required for these activities. Ideally, e should be able observe every individual variable structure in the software. This paper presents the main features of (details are available in [6]), the Propagati Analysis Envirment, which enables the injecti of primarily errors (e.g. erreous variable ctents) but also faults (e.g. source code defects) in software running a deskp computer (currently for Windows NT/000). supports various ways of probing a system, i.e., tracing internal variables events during system operati, as well as ways of injecting software faults errors. can be useful in a number of situatis. For instance, in Compent-Based Software Development (CBSD) generic cfigurable software compents are manufactured assembled form an entire system (inspired by the use of generic hardware compents for building hardware systems). These compents are often ported several different hardware platforms. This limits generalized verificati validati use of ols that focus specific hardware cfiguratis. the other h has no such limitatis as it is does not require any special hardware assistance. Thus, software compents may be verified validated with before porting them various target hardware. This argument will of course also be valid for testing embedded software which in many cases may exist before the hardware platform has been finalized. We emphasize that, through its depicti of error propagati paths, is primarily designed as a software design aid with complementary capability of being used in the evaluati of effectiveness of error hling mechanisms. The remaining paper is structured as follows: In Secti we describe the target system model for which is aimed. Secti 3 describes the ol suite it s main features. An example of actual usage is shown in Secti 4. In Secti 5, we shortly compare some similar ols. Finally, in Secti 6 we summarize this paper.. TARGET SYSTEM MODEL aims at modular software, i.e., discrete software functis interacting deliver the requisite functiality. A module in 8

2 this ctext is a generalized software block having possibly multiple inputs outputs. Modules communicate with each other in some specified way using varied forms of signaling, e.g., shared memory, messaging, parameter passing etc., as pertinent the chosen communicati model. A software block performs computatis using the provided inputs generate the outputs. At the lowest level, such a software block may be a procedure or a functi but could also cceptually be a basic block or particular code fragment within a procedure or functi (at a finer level of software abstracti). A number of such modules cstitute a system they are inter-linked via signals, much like hardware compents a circuit board. Of course, this system may be seen as a larger compent or module in an even larger system. Software cstructed as such is found in numerous systems deskp systems as well as embedded systems. For example, most applicatis ctrolling physical events, e.g. in aumotive systems, are traditially built up as such. Our studies mainly focus software developed for embedded systems in csumer products (high-volume low-producti-cost systems). The envirment is designed with a focus software for single-process user applicatis deskp systems. However, this single process may be multi-threaded. The injecti logging mechanisms are generic are provided in a static C-library, thus allowing for a vast range of applicatis. For example, it has been used in experimentally analyzing the propagati of errors in the software of an embedded ctrol system simulated a Windows-based deskp computer [7, 8]. The requirement for using is that the language used for the source code is able interface with libraries implemented in the C programming language. 3. MAIN FEATURES OF This secti provides an overview of the main features of the ol suite, how it is structured, its proposed usage. 3. Basic system structure is designed run a deskp system csists of a suite of ols, namely: the Setup Crear (PSC), the Campaign Driver (PCD), the Library (PL), the Data Extracr (PDE). An overview is shown in Fig.. The campaign driver invokes the target executable run experiments Setup Crear PSC Campaign Driver PCD Setup Log Target executable Readout Envirment simular User Error Types Library PL Data Extracr PDE Target software User Error Triggers Extracted Figure : An overview of gether with target software envirment simular The PL is used by the target system gain access the probing injecti functiality of is written in the C programming language. The PCD is respsible for hling the actual executi of experiments is in a sense the main administrar of. It has a user interface through which the user can ctrol follow the experiments. The PDE may be used during analysis extract specific from the experiment readout. The PCD the PL are integrated with each other, whereas the PSC the PDE are st-ale compents of. The envirment simular target software are provided by the user. The envirment simular will act as a stimuli generar for the target software may be partially ctrolled by the output generated by the target software (e.g., as in a ctrol loop). The interactis between these two sub parts of the target executable are user-defined. The PSC aids in the creati of setup needed for ctrolling during the executi of FI-experiments. Given informati regarding errors faults, probes, injecti locatis, etc., it will generate the requisite descripti. The PSC will also generate descripti used by the PDE during analysis. For each experiment specified in the descripti, the PCD spawns a new process running an executable file ctaining a complete specificati for cducting e experiment. This executable ctains the PL which performs the actual injecti of errors logging of variables. The executable also has ctain everything necessary run the target system the envirment simular. During the executi of the experiments, log readout are created. The log ctain informati regarding the executi of the experiments, i.e., performance behavior informati, does not ctain any readout gathered from the target software. If the experiment could not be executed successfully for some reas, the log provide hints potential problems. The readout ctain the obtained by the inserted probes the performed injectis are the basis for subsequent error propagati analysis. The envirment simular is designed by the user of the ol, hence it may or may not use descripti may or may not create log /or readout as per user-specified requirements. Also, the format of the read /or written by the envirment simular is userdefined. The PL requires interfacing the envirment simular. However, if an envirment simular exists which does not comply with the interface specificatis, a wrapper layer is warranted which has the interface e side the envirment simular interface the other, acting as a translar between the two compents. Thus, the envirment simular need not necessarily be an integrated part of the target executable. The PDE will extract traces of the various logged variables memory areas can cduct Golden Run Compariss (i.e. comparing system traces obtained during injecti experiments with fault/error free reference traces, so called Golden Runs) detect whether errors have occurred due fault injecti. Informati regarding propagati will be compiled presented. Also, intermediate extracted is sred in special which can subsequently be used in a cusmized analysis ols which may take in account desired experiment specific informati /or aims, such as coverage estimati of error hling mechanisms, failure classificati or other activities which may be target specific. 3. Work process for using The typical work process when using can basically be divided in three main phases, namely: ) Setup, ) Injecti, 3) Analysis (as illustrated in Fig. ). Setup phase: In the Setup phase, descripti are generated the target system is instrumented. The inputs this phase include the original source code of the target software, informati 8

3 Original target software Fault error Usage profile SETUP Descripti Instrumented target software INJECTION Readout Log ANALYSIS Analysis phase: The readout generated in the Injecti phase are analyzed in the Analysis phase evaluate metrics for the target systems. These metrics may include coverage values, propagati informati, etc. One aspect of analysis is compare traces from two different runs with each other, e.g., compare a golden run(i.e. a reference run) with an injecti run. The Data Extracr compiles propagati informati from the readout also generates a set of - ctaining such as detailed results Golden Run Compariss, injecti informati, propagati informati, etc. Results Figure : The basic work process when using. distributi nature of faults /or errors informati about target system usage. The fault error informati is used for determining the fault error sets be injected in the experiments. The usage informati forms the basis for determining the test cases used during the injectis in order provide the target system with a realistic operatial profile. Instrumentati of the target system means adding probes for logging variables, memory areas, events, as well as with high-level software traps for injecting faults/errors the source code. At this point, target instrumentati is still a manual task. However, a ol for aumatic instrumentati is currently being developed will be added the suite. Given basic informati about errors faults, probes, injecti details, etc., PSC generates the required descripti for PCD/PL PDE. The descripti ctain informati which faults are be injected, which errors are be injected at which locatis, which test cases are be used by the envirment simular during the executi of experiments. Injecti phase: During the Injecti phase, the Campaign Driver (PCD) is set up with the descripti generated in the Setup phase. The PCD invokes the target executable as an individual process generates readout ctaining detailed informati the results of the experiments. During the experiment, the specified faults /or errors are injected the specified variables events are logged. Log- are generated recording the actis of the ol itself. Faults are injected when the correspding fault-triggers are activated. Fault injecti at this level means that a faulty piece of code is executed instead of the correct piece. Errors are injected based the built-in error types, or userimplemented error types. Thus, it is possible implement error models which are not originally included in. For example, if some parts of a system work unreliably under extreme temperatures, a user error type could take this in csiderati. Error-triggers are boolean expressis an error is injected when its correspding error-trigger is evaluated true. Errortriggers may be based time, frequency or a probability distributi. In additi the built-in error-triggers, also supports user-implemented error-triggers. As was the case for user error types, a user error-trigger may take in account target specific informati, such as system state or the envirment. In the example with the temperature-induced error type, a correspding errortrigger may evaluate true when the temperature (obtained from the envirment simular) is below a lower threshold or above an upper threshold (or both). 4. EXAMPLE RESULTS GENERATED BY This secti presents example results obtained using. In [7], we used the software of an embedded ctrol system for arresting aircraft short runways (such as aircraft carriers). The system aids incoming aircraft reduce their velocity, eventually bringing them a complete sp. The structure of the software is illustrated in Fig. 3. The numbers shown at the inputs outputs are used for numbering the signals. For instance, PACNT is input # of DIST S, SetValue is output # of CALC. We used the actual software ported it run a Windowsbased computer. The scheduling is slot-based n-preemptive. Thus, from the software viewpoint, there is no difference in running the actual hardware or running a deskp computer. Rotati sensor HW counter Pressure sensor PACNT TIC TCNT 3 ms_slot_nbr CLOCK DIST_S 3 ADC PRES_S IsValue mscnt pulscnt slow_speed spped V_REG i 3 CALC 4 5 SetValue PRES_A OutValue TOC Figure 3: SW structure of the example system. The software is composed of six modules of varying size input/output signal count. CLOCK provides a clock, mscnt, a signal indicating the current executi slot, ms slot nbr. DIST S receives PACNT TIC from sensors are used calculate the distance an aircraft has traveled the runway, pulscnt. It also provides two boolean values, slow speed spped, i.e., if the velocity of the aircraft is below a certain threshold or if it has spped. CALC uses mscnt, pulscnt, slow speed spped calculate SetValue, the preferred value for the system actuars. PRES S reads the value that is actually being applied by the actuars, ADC, provides the signal IsValue. V REG uses SetValue IsValue generate OutValue, the output value the actuars. The modules attempts compensate for the difference between SetValue IsValue. PRES A uses OutValue set the actuar via the hardware register TOC. We injected bit-flip errors in each of the signals (e at a time) mired all the signals. Details the setup further results of this experiment can be found in [7]. During analysis, the PDE extracts vital informati for the assessment of error propagati for each individual experiment run but also for groups of experiments. Due space limitatis, we will in this paper ly show examples of results for groups of ex- 83

4 840 errors PACNT 840 0/0/0 0 0/0/0 pulscnt 69 0/0/0 67 /5/333 i SetValue 307 9/96/ // 8 0/0/0 TOC 4 0/36/ /0/35 5 0/358/ /5/333 ADC 35 7/96/ /96/ /5/5 9 38/44/45 IsValue 0 88/88/88 8 // 9 43/083/ /57/ /08/ /08/ /08/ /08/593 slow_speed 9 /856/80 9 /856/ /890/349 9 /856/80 9 /856/ /96/47 mscnt TCNT TIC ms_slot_nbr OutValue Figure 4: Propagati graph (generated by the dot ol) for errors injected in PACNT. periments. PDE generates ccise informati pertaining the propagati of the injected errors in the system. For each signal that is subjected error injectis, a propagati graph propagati summary will be generated. The PDE sres the propagati graph in two different file formats: i) dot [], ii) GML [4]. As these formats are comm for graph representati, there is a range of applicatis that can be used for plotting manipulating the propagati graphs. In Fig. 4 we can see the propagati graph for errors injected in the PACNT in the example system used in this secti. The graph is generated using the dot ol. The propagati graph illustrates the propagati characteristics of the errors injected in the signals PACNT. The label an arc from e node another tells how many errors propagated alg this arc (p value), the minimum, average maximum propagati times (botm values) for these errors. The graph shows the temporal order between errors in different signals. For example, if we csider the errors detected (during the Golden Run Comparis) in i, we can see that for 0 of them, there were no errors detected earlier in other signals (although errors were detected in pulscnt at the same point in time), whereas for 69 of the detected errors, there were error detected earlier in pulscnt. Using the same example experiment as above, we show the generated propagati summary for errors in PACNT in Table. The summary is obtained by collapsing all ingoing arcs of each node in the propagati graph. Thus, e.g., the summary for i is obtained by adding its two ingoing arcs in the propagati graph, which gives us a tal of 8 errors. The propagati times are obtained from the combined set of propagati times for the errors detected in i. Table : Propagati of errors injected in PACNT. error count is the number of errors detected using Golden Run Comparis the error rate is the same informati normalized. The propagati times are all in millisecds. Signal error count error rate tmin tavg tmax PACNT pulscnt i OutValue SetValue TOC ADC IsValue slow speed mscnt ms slot nbr TCNT TIC In the summary shown in Table we see the number of errors in PACNT that caused errors in other signals (count rate), as well as the minimum, average maximum propagati time for these errors (the rows are ordered according their average propagati time). In this particular example we can see that all of the 840 errors injected in PACNT, propagated pulscnt with an average propagati time of 0 ms. 75 errors made it all the way the output signal TOC with an average propagati time of 65 ms. 84

5 From the software structure shown in Fig. 3 we can see that errors in the signals listed below TOC in Table (except slow speed), must be indirect, since there is no direct path from PACNT. Thus, errors in this signal must have propagated out of the system in the envirment then back in the system again. The results presented give informati how errors propagate through the system, identifying which modules signals that may be in need of special mechanisms for protecti against propagating errors. For example, from the results in Table we see that errors in PACNT mainly propagate through DIST S in CALC using pulscnt. From the propagati graph in Fig. 4 we see that propagati in CALC is fast, whereas propagati out of CALC takes a little lger. Thus, CALC seems delay the propagati of errors. We also see that after CALC, error propagati again is swift. These results would indicate that system reliability could increase if pulscnt were be equipped with with EDMs (error detecti mechanisms) ERMs (error recovery mechanisms), as this would likely break the propagati at an early stage. These examples demstrate s capabilities for generating pertinent informati for propagati analysis. However, the level of detail required may generate very large amounts of raw. In order further analyse this raw (further than de by the PDE) additial actis can be performed reduce the raw in useful informati. We refer the reader [7, 8], where details of actual results, as well as two different analysis frameworks (with different objectives) are described. 5. OTHER TOOLS There are other ols for injecti of errors faults, e.g. DE- PEND [5], Xcepti [], MAFALDA [3], NFTAPE [0]. DE- PEND is aimed at evaluating architectures thus the granularity of the obtained results is at the system level (or node level for distributed systems) thus cannot aid in charting error propagati at the variable level. Xcepti is targeted for evaluati of fault lerance against HW faults its results are also at the system level. Also, Xcepti cnects directly the hardware of a system thus has a tight link the target processor. The aim of MAFALDA is evaluati of the robustness of microkernels investigating the effect of software faults software errors the operati of these kernels. This means that the ol is able inject at the OS-level. is aimed at software at the USER-level, hence it is not suited for these types of investigatis. However, as far as we know, MAFALDA lacks comprehensive logging facilities for examining the propagati of errors in a microkernel. NFTAPE is, in our opini, a very versatile ol which can perform the same investigatis can. NFTAPE, just like, has support for user-defined injecrs as well as userdefined triggers, is capable of observing the target system at the variable level. As both ols have support for user-defined injecrs, both may be extended hle physical fault injecti as well as SWIFI. However, NFTAPE is designed run a LAN, has therefore a separate ctrol host a target node. 6. SUMMARY This paper briefly presents, the Propagati Analysis Envirment, which is a software design-stage profiling ol suite developed for analyzing the propagati effect of errors in software systems. is a deskp envirment ctains support for cducting fault error injectis in target software systems. The ol also provides support for inserting probes in the target system enabling the logging of variables events during injecti experiments. is tally target system independent, i.e., it may be used any target system provided that e can execute it in a deskp envirment. Also, does not require any HW or OS support is easily ported other operating systems (the current versi is available for Windows NT/000-based computers). As is implemented using ANSI C, porting it is mostly just a questi of recompiling for the desired envirment. The injecti capabilities include fault injecti by mutati of source code as well as SWIFI-based injecti of errors. supports user-defined injecrs triggers which makes it capable of supporting other injecti techniques than SWIFI (for example, physical fault injecti). supports observatis down the variable level, i.e., individual variables may be logged during injecti experiments. This enables the detailed examinati of error propagati in software is a valuable help in finding vulnerable software modules /or variables. For analysis, the olkit ctains the Data Extracr, which can perform Golden Run Compariss for each channel created by a variable in the readout. The results will be sred in a text file with a spreadsheet format that is easily imported in other ols for further analysis. The results from the GRC are also compiled show where errors propagate through the system how lg time it takes. The PDE can also extract injecti informati from the readout sre this in separate, create channel logs for each individual channel of each individual experiment if a more detailed analysis or graphical representati is desired. Also, PDE creates propagati graphs summaries which visualize the propagati characteristics of the software system. To demstrate the ol we have shown detailed results from an injecti experiment performed a medium sized embedded ctrol system used for arresting aircraft (similar the cable--hook systems found aircraft carriers). 7. REFERENCES [] Carreira J., et al., Xcepti: A Technique for the Experimental Evaluati of Dependability in Modern Computers, IEEE Trans. Software Eng., Vol. 4, No., pp. 5-36, 998 [] Informati about the ol suite which dot belgs is found at [3] Fabre J.-C., et al., Assessment of COTS Microkernels by Fault Injecti, Int. IFIP Cf. Dependable Computing for Critical Applicatis, 999 [4] Informati about GML related ols is found at [5] Goswami K.K., et al., DEPEND: A Simulati-Based Envirment for System Level Dependability Analysis, IEEE Trans. Comp., Vol. 46, No., pp , 997 [6] Hiller M., A Tool for Examining the Behavior of Faults Errors in Software, TR 00-9, Dept. of CE, Chalmers Univ., (available at [7] Hiller M., et al., An Approach for Analysing the Propagati of Data Errors in Software, Int. Cf. Dependable Systems Networks, pp. 6-70, 00 [8] Jhumka A., et al., Assessing Inter-modular Error Propagati in Distributed Software, Symp. Reliable Distributed Systems, pp. 5-6, 00 [9] Laprie J.-C. (ed.), Dependability: Basic Ccepts Terminology, Dependable Computing Fault-Tolerant Systems series, Vol. 5, Springer-Verlag, 99 [0] Stt D.T., et. al, NFTAPE: A Framework for Assessing Dependability in Distributed Systems with Lightweight Fault Injecrs., Int. Computer Performance Dependability Symposium, pp. 9-00,

Manual Electronic Identification Systems BIS Processor BIS L-60_2 Profibus DP L60_2-019_828132_0304-e.p65 Deutsch bitte wenden!

Manual Electronic Identification Systems BIS Processor BIS L-60_2 Profibus DP L60_2-019_828132_0304-e.p65 Deutsch bitte wenden! 1 Manual lectric Identificati Systems BIS Processor BIS L-60_2 Profibus DP Deutsch bitte wenden! 2 No. 828 132 D/ diti 0304 Subject to modificati. Replaces editi 0303 2 http://www.balluff.de Balluff GmbH

More information

Development of embedded systems from RTCP-net model to Ada code

Development of embedded systems from RTCP-net model to Ada code Part 2: Specificati Development of embedded systems from RTCP-net model to Ada code Marcin Szpyrka 1 Institute of Automatics, AGH University of Science and Technology, Al. Mickiewicza 30, 30-059 Kraków,

More information

Enhanced Compositional Safety Analysis for Distributed Embedded Systems using LTS Equivalence

Enhanced Compositional Safety Analysis for Distributed Embedded Systems using LTS Equivalence Proceedings of the 6th WSEAS Internatial Cference Applied Computer Science, Hangzhou, China, April 15-17, 2007 115 Enhanced Compositial Safety Analysis for Distributed Embedded Systems using LTS Equivalence

More information

User Guide. intouch HB_EN_inTouch Rev. ST4-A 07/17. Service Software for the product family FISCHER intouch * *

User Guide. intouch HB_EN_inTouch Rev. ST4-A 07/17. Service Software for the product family FISCHER intouch * * User Guide intouch 09005965 HB_EN_inTouch Rev. ST4-A 07/17 *09005965* Service Software for the product family FISCHER intouch Masthead FISCHER Mess- und Regeltechnik GmbH Manufacturer: Technical editorial

More information

CLASSIFICATION OF OCCUPANT AIR-CONDITIONING BEHAVIOR PATTERNS METHODS

CLASSIFICATION OF OCCUPANT AIR-CONDITIONING BEHAVIOR PATTERNS METHODS CLASSIFICATION OF OCCUPANT AIR-CONDITIONING BEHAVIOR PATTERNS Xiaohang Feng 1, Da Yan 1, Chuang Wang 1 1 School of Architecture, Tsinghua University, Beijing, China ABSTRACT Occupant behavior is a major

More information

Dynamic Leadership Protocol for S-nets

Dynamic Leadership Protocol for S-nets Dynamic Leadership Protocol for S-nets Gregory J. Barlow 1, Thomas C. Henders 2, Andrew L. Nels 1, and Edward Grant 1 1 Center for Robotics and Intelligent Machines, Department of Electrical and Computer

More information

Directed Search for Generalized Plans Using Classical Planners

Directed Search for Generalized Plans Using Classical Planners Directed Search for Generalized Plans Using Classical Planners Siddharth Srivastava and Neil Immerman and Shlomo Zilberstein Department of Computer Science University of Massachusetts Amherst Tianjiao

More information

User Manual. Allen-Bradley

User Manual. Allen-Bradley Allen-Bradley Enhanced and Ethernet PLC-5 Programmable Ctrollers (Cat. Nos. 1785-L11B, -L20B, -L30B, -L40B, -L40L, -L60B, -L60L, -L80B, -L20E, -L40E, -L80E, -L26B, -L46B, -L86B) User Manual Important User

More information

Foundation Check In Three-dimensional shapes

Foundation Check In Three-dimensional shapes Foundati Check In - 8.06 Three-dimensial shapes Q1-3. Write down the number of faces, edges and vertices of these three-dimensial shapes. 1. 2. 3. Q4-5. Draw the plan, frt and side elevatis of these three-dimensial

More information

Symbolic Invariant Verification for Systems with Dynamic Structural Adaptation

Symbolic Invariant Verification for Systems with Dynamic Structural Adaptation Symbolic Invariant Verificati for Systems with Dynamic Structural Adaptati Basil Becker 1 Dirk Beyer 2 Holger Giese 1 Florian Klein 1 Daniela Schilling 1 1 Software Engineering Group University of Paderborn,

More information

Directed Search for Generalized Plans Using Classical Planners

Directed Search for Generalized Plans Using Classical Planners Directed Search for Generalized Plans Using Classical Planners Siddharth Srivastava and Neil Immerman and Shlomo Zilberstein Department of Computer Science University of Massachusetts Amherst Tianjiao

More information

Enhanced Object Oriented WBEM Enabled Solution for Non-Homogeneous Network

Enhanced Object Oriented WBEM Enabled Solution for Non-Homogeneous Network Enhanced Object Oriented WBEM Enabled Soluti for N-Homogeneous Network M. Mishra and S. S. Bedi Abstract In the present scenario due to rapid growth of Internet, increasing size and complexity of today

More information

Operating instructions RFID evaluation unit DTE / / 2011

Operating instructions RFID evaluation unit DTE / / 2011 Operating instructis RFID evaluati unit DTE100 UK 706095 / 00 11 / 2011 Ctents 1 Preliminary note...4 1.1 Notes this document...4 1.2 Symbols used...4 2 Safety instructis...4 2.1 General...4 2.2 Installati

More information

Programmable Logic Controllers:

Programmable Logic Controllers: Programmable Logic Ctrollers: An Emphasis Design and Applicati Secd Editi Kelvin T. Ericks Missouri University of Science and Technology Dogwood Valley Press, LLC Copyright 2011 Dogwood Valley Press, LLC.

More information

Value-added Knowledge layer for the Context-aware Personalized Services in the Next Generation Networks

Value-added Knowledge layer for the Context-aware Personalized Services in the Next Generation Networks Value-added layer for the -aware Persalized s in the Next Generati Networks Yoo-mi Park, Aekyung Mo, Young-il Choi ETRI, 138, Kajg-no, Yusg-gu, Daej, ROK, 305-700 and Sang-ha Kim Chungnam Natial University,

More information

Attention statements help you to: identify a hazard avoid the hazard recognize the consequences

Attention statements help you to: identify a hazard avoid the hazard recognize the consequences Because of the variety of uses for the products described in this publicati, those respsible for the applicati and use of this ctrol equipment must satisfy themselves that all necessary steps have been

More information

efesotomasyon.com - Allen Bradley,Rockwell,plc,servo,drive

efesotomasyon.com - Allen Bradley,Rockwell,plc,servo,drive efesotomasy.com - Allen Bradley,Rockwell,plc,servo,drive efesotomasy.com - Allen Bradley,Rockwell,plc,servo,drive Because of the variety of uses for the products described in this publicati, those respsible

More information

Systematic Generation of XML Instances to Test Complex Software Applications

Systematic Generation of XML Instances to Test Complex Software Applications Systematic Generati of s to Test Complex Software Applicatis Antia Bertolino, Jinghua Gao, Eda Marchetti, and Andrea Polini Istituto di Scienza e Tecnologie della Informazie Alessandro Faedo Csiglio Naziale

More information

Flow monitoring For the connection of intrinsically safe flow sensors IO-Link device with relay outputs FMX-IM-3UR38X

Flow monitoring For the connection of intrinsically safe flow sensors IO-Link device with relay outputs FMX-IM-3UR38X Associated equipment [Ex ia Ga / Da] Cnecti of flow probes Ze 0 / 20 For Ex ia resp. Ex ib sensors Relay output for flow, temperature and faults Adjustment of switchpoint, no teaching of flow boundaries

More information

Characterization of COTS Microkernel-based Systems using MAFALDA

Characterization of COTS Microkernel-based Systems using MAFALDA Characterization of COTS Microkernel-based Systems using MAFALDA Jean-Charles Fabre LAAS-CNRS Toulouse, France IFIP Working Group 1.4 Meeting Paraty, Brazil March 1-3, 21 Problem statement Building executive

More information

Modeling Autonomous Security Systems

Modeling Autonomous Security Systems Modeling Automous Security Systems Colin Cochran (New Mexico Institute of Mining and Technology) Summer Undergraduate Program in Engineering Research at Berkeley Faculty Mentor: Professor Edward Lee (UC

More information

APPLICATION. Line Powered Remote Access Device

APPLICATION. Line Powered Remote Access Device APPLICATI Note TELECOM SOLUTIS FOR THE 21ST CENTURY RAD-1A Applicatis March 29, 2007 Features Line Powered Remote Access Device The RAD-1A, remote access device, gives authorized users remote access to

More information

Dynamic Content Delivery Using DITA. Eric Severson, Chief Technology Officer

Dynamic Content Delivery Using DITA. Eric Severson, Chief Technology Officer Dynamic Delivery Using Eric Severs, Chief Technology Officer Dynamic Delivery using Table of s Introducti... 3 Static vs. Dynamic Publishing... 4 : Dynamic Assembly of Topics... 6 Reusing Topics Even When

More information

Simple vs. Compound Mark Hierarchical Marking Menus

Simple vs. Compound Mark Hierarchical Marking Menus Simple vs. Compound Mark Hierarchical Marking Menus Shengdg Zhao, Ravin Balakrishnan Department of Computer Science University of Torto sszhao ravin @dgp.torto.edu www.dgp.torto.edu ABSTRACT We present

More information

An Approach to Specify and Test Component-Based Dependable Software

An Approach to Specify and Test Component-Based Dependable Software An Approach to Specify and Test Component-Based Dependable Software Arshad Jhumka, Martin Hiller, and Neeraj Suri Dept of Computer Engineering Chalmers University of Technology 412 96, Göteborg, Sweden

More information

Fault-Tolerant Computer System Design ECE 60872/CS Topic 9: Validation

Fault-Tolerant Computer System Design ECE 60872/CS Topic 9: Validation Fault-Tolerant Computer System Design ECE 60872/CS 59000 Topic 9: Validation Saurabh Bagchi ECE/CS Purdue University ECE/CS 1 Outline Introduction Validation methods Design phase Fault simulation Prototype

More information

L25.1 Introduction... 2

L25.1 Introduction... 2 Department of Computer Science COS121 Lecture Notes: L25 Chain of Respsibility Design Pattern 29 and 30 September 2014 Copyright c 2012 by Linda Marshall and Vreda Pieterse. All rights reserved. Ctents

More information

arxiv: v1 [cs.ro] 30 Jul 2018

arxiv: v1 [cs.ro] 30 Jul 2018 Real Time Lidar and Radar High-Level Fusi for Obstacle Detecti and Tracking with evaluati a ground truth Hatem Hajri and Mohamed-Cherif Rahal arxiv:17.11v1 [cs.ro] 3 Jul 1 Abstract Both Lidars and Radars

More information

GOOFI : Generic Object-Oriented Fault Injection Tool

GOOFI : Generic Object-Oriented Fault Injection Tool GOOFI : Generic Object-Oriented Fault Injection Tool Joakim Aidemark, Jonny Vinter, Peter Folkesson, and Johan Karlsson Laboratory for Dependable Computing Department of Computer Engineering Chalmers University

More information

Avaya Aura with 9600-Series IP Deskphones and J100-Series IP Phones

Avaya Aura with 9600-Series IP Deskphones and J100-Series IP Phones Avaya Aura with 9600-Series IP Deskphes and J100-Series IP Phes July 2018 - Avaya Aura Platform Release 7.1.2 Introducti The Avaya Aura soluti is a rich, highly interoperable set of compents that takes

More information

Optimizing the BSD Routing System for Parallel Processing

Optimizing the BSD Routing System for Parallel Processing Optimizing the BSD Routing System for Parallel Processing ABSTRACT Qing Li Blue Coat Systems, Inc. Sunnyvale, CA, USA qing.li@bluecoat.com, qingli@freebsd.org The routing architecture of the original 4.4BSD

More information

enlight Whitepaper An informative document on enlight enlight Cloud White Paper

enlight Whitepaper An informative document on enlight enlight Cloud White Paper Cloud White Paper 1 Ctents 1. Purpose...3 2. Introducti to...3 2.1 The Idea...3 2.2 Key Features & Uniqueness...4 3. Addressing Industry Challenges...4 3.1 Problem: Under Utilizati of Resources...4 Soluti:...4

More information

Low-Cost, Flexible and Open Platform for Visible Light Communication Networks

Low-Cost, Flexible and Open Platform for Visible Light Communication Networks Low-Cost, Flexible and Open Platform for Visible Light Communicati Networks Qing Wang IMDEA Networks Institute & University Carlos III of Madrid Madrid, Spain qing.wang@imdea.org Domenico Giustiniano IMDEA

More information

Universal digital indicator 4½-digit

Universal digital indicator 4½-digit SENSORS FOR FOOD AND BIOPHARMA. Product Informati PEM-UC CONTROLS Universal digital indicator ½-digit Applicati/specified usage Machine and switch cabinet cstructi Indicating and transforming of process

More information

Building Dependable COTS Microkernel-based Systems using MAFALDA

Building Dependable COTS Microkernel-based Systems using MAFALDA Building Dependable COTS Microkernel-based Systems using MAFALDA Jean-Charles Fabre, Manuel Rodríguez, Jean Arlat, Frédéric Salles and Jean-Michel Sizun LAAS-CNRS Toulouse, France PRDC-2000, UCLA, Los

More information

Nimsoft Monitor. sqlserver Guide. v4.4 series

Nimsoft Monitor. sqlserver Guide. v4.4 series Nimsoft Mitor sqlserver Guide v4.4 series Legal Notices Copyright 2012, CA. All rights reserved. Warranty The material ctained in this document is provided "as is," and is subject to being changed, without

More information

eprocurement Supplier Catalogue Creation and Maintenance Guidance Reqio Template Aug 2008

eprocurement Supplier Catalogue Creation and Maintenance Guidance Reqio Template Aug 2008 eprocurement Scotl@nd Supplier Catalogue Creati and Maintenance Guidance Reqio Aug 2008 www.eprocurementscotland.com 1 Introducti The aim of eprocurement Scotl@nd is to be the service of choice for the

More information

An Overview of Methodologies for Moving Object Detection

An Overview of Methodologies for Moving Object Detection An Overview of Methodologies for Moving Object Detecti Kishor Dhake and S Dalu Department of Computer Science and Engineering, Prof Ram Meghe College of Engineering and Management, Badnera Amravati kishorgdhake@gmail.com

More information

TECHNICAL K-6000-DVA. Automated Voice Message Delivery System

TECHNICAL K-6000-DVA. Automated Voice Message Delivery System TECHNICAL Practice TELECOM SOLUTIONS FOR THE 21ST CENTURY Automated Voice Message Delivery System April 1, 2010 Automated Voice Message Delivery System Features N-volatile memory (no batteries required)

More information

Learning Material Ver 1.0

Learning Material Ver 1.0 Advanced 8086 Microprocessor Trainer Learning Material Ver 1.0 Designed & Manufactured by 141-B, Electric Comex, Pardesipura, Indore- 452 010 India, Tel. 91-731- 4211500, Telefax 91-731-4202959, Toll free

More information

SUPERFLUIDITY DELIVERABLE I5.1B: SECOND REPORT ON FUNCTION ALLOCATION ALGORITHMS IMPLEMENTATION AND EVALUATION

SUPERFLUIDITY DELIVERABLE I5.1B: SECOND REPORT ON FUNCTION ALLOCATION ALGORITHMS IMPLEMENTATION AND EVALUATION SUPERFLUIDITY A SUPER-FLUID, CLOUD-NATIVE, CONVERGED EDGE SYSTEM Research and Innovati Acti GA 671566 DELIVERABLE I5.1B: SECOND REPORT ON FUNCTION ALLOCATION ALGORITHMS IMPLEMENTATION AND EVALUATION Deliverable

More information

User Import process steps

User Import process steps User Import process steps This secti describes the CSV file creati process for the User Import process into the Talent Create or update users in the Talent Suite by creating a row for every intended user.

More information

arxiv: v1 [cs.cv] 8 Mar 2017

arxiv: v1 [cs.cv] 8 Mar 2017 Deep Variati-structured Reinforcement Learning for Visual Relatiship and Attribute Detecti Xiaodan Liang Lisa Lee Eric P. Xing School of Computer Science, Carnegie Mell University {xiaodan1,lslee,epxing}@cs.cmu.edu

More information

YouView on Sony User Guide. What would you like to know?

YouView on Sony User Guide. What would you like to know? YouView Sy User Guide What would you like to know? YouView at a glance YOUVIEW AT A GLANCE What is YouView? Welcome to YouView YouView is the most intuitive way to watch TV. Its simple and easy and there

More information

Lighting Controller. Data HUB YDHUB4 YDHUB4O YDHUB4OP LED Lighting Systems Installation Manual. (Version 1.3)

Lighting Controller. Data HUB YDHUB4 YDHUB4O YDHUB4OP LED Lighting Systems Installation Manual. (Version 1.3) Lighting Ctroller Data HUB YDHUB4 YDHUB4O YDHUB4OP LED Lighting Systems Installati Manual (Versi 1.3) YESCO LLC, 5119 South Camer Street, Las Vegas, NV 89118 DMX Data Hub User Guide (Versi 1.3) Table of

More information

Impact of Dependency Graph in Software Testing

Impact of Dependency Graph in Software Testing Impact of Dependency Graph in Software Testing Pardeep Kaur 1, Er. Rupinder Singh 2 1 Computer Science Department, Chandigarh University, Gharuan, Punjab 2 Assistant Professor, Computer Science Department,

More information

A Mobility Support Device (Smart Walking Stick) for the Visually Impaired

A Mobility Support Device (Smart Walking Stick) for the Visually Impaired Internatial Journal of Computer and Informati Technology (ISSN: 2279 0764) A Mobility Support (Smart Walking Stick) for the Visually Impaired Ibam Emmanuel Onwuka *, Olushina Oladepo, Awodeyi John Department

More information

arxiv: v1 [cs.cv] 30 Nov 2018 Abstract

arxiv: v1 [cs.cv] 30 Nov 2018 Abstract GAN loss Discriminator Faster-RCNN,... SSD, YOLO,... Class loss Transferable Adversarial Attacks for Image and Video Object Detecti Source Image Adversarial Image Regi Proposals + Classificati Xingxing

More information

Efficient multicore scheduling of dataflow process networks

Efficient multicore scheduling of dataflow process networks Efficient multicore scheduling of dataflow process networks Hervé Yviquel, Emmanuel Casseau, Matthieu Wipliez, Mickaël Raulet To cite this versi: Hervé Yviquel, Emmanuel Casseau, Matthieu Wipliez, Mickaël

More information

Robust Automatic Traffic Signs Recognition Using Fast Polygonal Approximation of Digital Curves and Neural Network

Robust Automatic Traffic Signs Recognition Using Fast Polygonal Approximation of Digital Curves and Neural Network Robust Automatic Traffic Signs Recogniti Using Fast Polygal Approximati of Digital Curves and Neural Network Abderrahim SALHI, Brahim MINAOUI 2, Mohamed FAKIR 3 Informati Processing and Decisi Laboratory,

More information

AL-DMX-Switch wall dimmer with DMX output

AL-DMX-Switch wall dimmer with DMX output AL-DMX-Switch wall dimmer with DMX output Atx Led Csultants Inc 815-A Brazos #326 Austin Tx, 78701 512 377 6052 http://atx-led.com Product Descripti - AL-DMX-Switch This switch operates just like any standard

More information

SOU-2. Twilight switch with digital time switch clock. Characteristics. Description

SOU-2. Twilight switch with digital time switch clock. Characteristics. Description EN ELKO EP, s.r.o. Palackého 493 769 01 Holešov, Všetuly Czech Republic Tel.: +420 573 514 211 e-mail: elko@elkoep.com www.elkoep.com Twi switch with digital time switch clock 02-28/2017 Rev.: 0 Characteristics

More information

Curriculum Map: Math SBI 6 th Grade Modified

Curriculum Map: Math SBI 6 th Grade Modified Mth Essential Questi September Introductory Activities September Place Value October Additi, Subtracti, *multiplicati, *divisi Web sites * brainpop.com *studyisland *mathplay ground.com *msgreenleaf.org

More information

CHAPTER 4 NEW METHOD FOR CLASSIFICATION OF AGE GROUPS IN ADULTS BASED ON TOPOLOGICAL TEXTURE FEATURES

CHAPTER 4 NEW METHOD FOR CLASSIFICATION OF AGE GROUPS IN ADULTS BASED ON TOPOLOGICAL TEXTURE FEATURES 77 CHAPTER 4 NEW METHOD FOR CLASSIFICATION OF AGE GROUPS IN ADULTS BASED ON TOPOLOGICAL TEXTURE FEATURES 4.1 INTRODUCTION The Previous chapter focused geometric properties of human face found that these

More information

MATERIALS AND METHOD

MATERIALS AND METHOD e-issn: 2349-9745 p-issn: 2393-8161 Scientific Journal Impact Factor (SJIF): 1.711 International Journal of Modern Trends in Engineering and Research www.ijmter.com Evaluation of Web Security Mechanisms

More information

HI HI HI HI HI HI HI

HI HI HI HI HI HI HI Instruction Manual 93530-9353 9353-9355 935005-935006 935007 Microprocessor-based Thermocouple Thermometers 9353 K-THERMOCOUPLE THERMOMETER MR ins rum n s MEM- http://www.hannainst.com These Instruments

More information

BACnet: A Data Communication Protocol for Building Automation and Control Networks

BACnet: A Data Communication Protocol for Building Automation and Control Networks . BACnet: A Data Communication Protocol for Building Automation and Control Networks.......... CS495 Computer Networking Research Project Submitted By: Eric Durant Submitted To: Dr. Henry Welch Date: Wednesday

More information

Intel Xeon Processor Scalable Family

Intel Xeon Processor Scalable Family Intel Xe Processor Scalable Family Datasheet, Volume One: Electrical January 2018 Reference Number: 336062-001 Legal Lines and Disclaimers Intel technologies features and benefits depend system cfigurati

More information

Manual Universal Counter Module Model 6118B

Manual Universal Counter Module Model 6118B Manual Universal Counter Module B Revisi History File name / Revisi Date Authors & Change Details Checked/Approved Previous versi BX 2004 RS/JH Unidata Manual - 6118 Universal Counter Module Issue 2.0

More information

Lists of I/O Devices and other Tables

Lists of I/O Devices and other Tables Lists of I/O Devices and other Tables WINMAG plus / WINMAG Lite Item No. 6/65 PC Ctrol Software for Windows / Windows XP prof. Windows Vista P6--G- 8-- Software-Versi V.xx Subject to change without notice

More information

PS24A. RTU32M Power Supply. Data Sheet Doc: v1.00 / December 17 th, 2018

PS24A. RTU32M Power Supply. Data Sheet Doc: v1.00 / December 17 th, 2018 PS24A RTU32M Power Supply Data Sheet Doc: 40407 v1.00 / December 17 th, 2018 Ctents INTRODUCTION to LB2 I/O series... 3 IO MODULE BACKPLANE PART... 3 VERSIONS / ORDERING CODES... 3 Order code: AO02A...

More information

A Low-Cost Correction Algorithm for Transient Data Errors

A Low-Cost Correction Algorithm for Transient Data Errors A Low-Cost Correction Algorithm for Transient Data Errors Aiguo Li, Bingrong Hong School of Computer Science and Technology Harbin Institute of Technology, Harbin 150001, China liaiguo@hit.edu.cn Introduction

More information

Deep Variation-structured Reinforcement Learning for Visual Relationship and Attribute Detection

Deep Variation-structured Reinforcement Learning for Visual Relationship and Attribute Detection Deep Variati-structured Reinforcement Learning for Visual Relatiship and Attribute Detecti Xiaodan Liang Lisa Lee Eric P. Xing School of Computer Science, Carnegie Mell University {xiaodan1,lslee,epxing}@cs.cmu.edu

More information

DM20C. LB2 I/O Series Module with 10 Digital input, 10 High Side output 5Khz Counter module. Data Sheet Doc: v1.01 / December 17 th, 2018

DM20C. LB2 I/O Series Module with 10 Digital input, 10 High Side output 5Khz Counter module. Data Sheet Doc: v1.01 / December 17 th, 2018 DM20C LB2 I/O Series Module with 10 Digital input, 10 High Side output 5Khz Counter module Data Sheet Doc: 40404 v1.01 / December 17 th, 2018 Ctents INTRODUCTION to LB2 I/O series... 3 IO MODULE BACKPLANE

More information

Industrial controller KFM 903 / 93 B 903 E Page 1 of 20

Industrial controller KFM 903 / 93 B 903 E Page 1 of 20 Page 1 of 20 1 2 1 Display for relay functi 2 Descriptive text for relay functis 3 Descriptive texts and digital value displays 4 Unit of display 5 Key for setpoint and parameter mode 6 Setpoint adjustment

More information

Robust Estimation of Nonrigid Transformation for Point Set Registration

Robust Estimation of Nonrigid Transformation for Point Set Registration Robust Estimati of Nrigid Transformati for Point Set Registrati Jiayi Ma 1,2, Ji Zhao 3, Jinwen Tian 1, Zhuowen Tu 4, and Alan L. Yuille 2 1 Huazhg University of Science and Technology, 2 Department of

More information

Commercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory

Commercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory Commercial Real-time Operating Systems An Introduction Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory swamis@iastate.edu Outline Introduction RTOS Issues and functionalities LynxOS

More information

SHARED COMPUTING WHERE PCI PERFORMS AND USB LAGS

SHARED COMPUTING WHERE PCI PERFORMS AND USB LAGS SHARED COMPUTING WHERE PCI PERFORMS AND USB LAGS This article explores the evoluti of shared computing, and evaluates the value propositi that a shared computing envirment can offer to organisatis. Also

More information

Evaluation of Embedded Operating System by a Software Method *

Evaluation of Embedded Operating System by a Software Method * Jan. 2006, Volume 3, No.1 (Serial No.14) Journal of Communication and Computer, ISSN1548-7709, USA * Junjie Peng 1, Jun Ma 2, Bingrong Hong 3 (1,3 School of Computer Science & Engineering, Harbin Institute

More information

SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ. Ruibing Lu and Cheng-Kok Koh

SAMBA-BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ. Ruibing Lu and Cheng-Kok Koh BUS: A HIGH PERFORMANCE BUS ARCHITECTURE FOR SYSTEM-ON-CHIPS Λ Ruibing Lu and Cheng-Kok Koh School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 797- flur,chengkokg@ecn.purdue.edu

More information

LowCostWorking Set Size Tracking

LowCostWorking Set Size Tracking LowCostWorking Set Size Tracking WeimingZhao, XinxinJin 2, ZhenlinWang, XiaolinWang 2, YingweiLuo 2, and XiaomingLi 2 Dept. ofcomputerscience, MichiganTechnologicalUniversity 2 Dept. ofcomputerscience

More information

IMPACT OF DEPENDENCY GRAPH IN SOFTWARE TESTING

IMPACT OF DEPENDENCY GRAPH IN SOFTWARE TESTING IMPACT OF DEPENDENCY GRAPH IN SOFTWARE TESTING Pardeep kaur 1 and Er. Rupinder Singh 2 1 Research Scholar, Dept. of Computer Science and Engineering, Chandigarh University, Gharuan, India (Email: Pardeepdharni664@gmail.com)

More information

Unit 2 : Computer and Operating System Structure

Unit 2 : Computer and Operating System Structure Unit 2 : Computer and Operating System Structure Lesson 1 : Interrupts and I/O Structure 1.1. Learning Objectives On completion of this lesson you will know : what interrupt is the causes of occurring

More information

Oracle Solutions for IBM z Systems

Oracle Solutions for IBM z Systems Solutis for IBM Susan Adamovich Lead, Global Business Development Executive IBM Systems, ISV Enablement adamovic@us.ibm.com April 2015 PRS4946 Trademarks The following are trademarks of the Internatial

More information

MYP-1. MYP YEAR 1 MATHEMATICS MYP subject ATL skills group and LP objectiv e(s) A:

MYP-1. MYP YEAR 1 MATHEMATICS MYP subject ATL skills group and LP objectiv e(s) A: Mathematics- SGO MYP-1 Unit title Number- 1 45sessio ns @ 40 min. Algebra 45 @ 40 min. Key ccept Relatishi p Related ccept(s) Representatio n Pattern Generalizati Global ctext Orientati in space time Explorati

More information

DI20C. LB2 I/O Series Digital input & High Speed 5kHz counter. Data Sheet Doc: v1.01 / December 17 th, 2018

DI20C. LB2 I/O Series Digital input & High Speed 5kHz counter. Data Sheet Doc: v1.01 / December 17 th, 2018 DI20C LB2 I/O Series Digital input & High Speed 5kHz counter Data Sheet Doc: 40401 v1.01 / December 17 th, 2018 Ctents INTRODUCTION to LB2 I/O series... 3 IO MODULE BACKPLANE PART... 3 VERSIONS / ORDERING

More information

Eliminating False Loops Caused by Sharing in Control Path

Eliminating False Loops Caused by Sharing in Control Path Eliminating False Loops Caused by Sharing in Control Path ALAN SU and YU-CHIN HSU University of California Riverside and TA-YUNG LIU and MIKE TIEN-CHIEN LEE Avant! Corporation In high-level synthesis,

More information

SCADA. Software - User manual. no. documentation: Ma rtin Ře zá č reza utter.cz Document version: 1.

SCADA. Software - User manual. no. documentation: Ma rtin Ře zá č reza utter.cz Document version: 1. SC no. documenti 2 4-1-2 uthor Ing. Ma rtin Ře zá č reza c@c utter.cz 63 573 65 ocument ve e of crei 29 Ma SC e rch 2 Last upde. e ce mb er 2 Public CUTTER Systems spol. s r.o, 2 Page 2 SC e Ctents TOC

More information

COMBIVERT. Translation of original manual

COMBIVERT. Translation of original manual COMBIVERT Instructi Manual Fieldbus Realtime Ethernet Module Translati of original manual Document 20092546 Part Versi Date GBR 00 0914 Table of ctents Table of ctents 1. 1.1 1.2 1.3 1.4 1.5 1.6 1.7 2.

More information

TitanXR Multi-Switch Management Software

TitanXR Multi-Switch Management Software TitanXR -Switch Management Software entralized management of PON network miing switches Features entralized PON system management View status and alerts figurable dashboards Mi tool utilizati Immediate

More information

Neets Control - LiMa. Installation Manual

Neets Control - LiMa. Installation Manual Neets Ctrol - LiMa Installati Manual Foreword This document describes how to stall and operate the Neets Ctrol - LiMa. COPYRIHT - All formati ctaed this manual is the tellectual property and copyrighted

More information

High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs

High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs Vol. 3, Issue. 5, Sep - Oct. 2013 pp-2894-2900 ISSN: 2249-6645 High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs M. Reddy Sekhar Reddy, R.Sudheer Babu

More information

IPS Signature Database

IPS Signature Database IPS Signature Database Versi: 5.4.25 Date:6 th November, 207 IPS Signature Database Release Notes Versi 5.4.25 -----------------------------------------------------------------------------------------------------------------------------

More information

Digital System Design Using Verilog. - Processing Unit Design

Digital System Design Using Verilog. - Processing Unit Design Digital System Design Using Verilog - Processing Unit Design 1.1 CPU BASICS A typical CPU has three major components: (1) Register set, (2) Arithmetic logic unit (ALU), and (3) Control unit (CU) The register

More information

SAVIE: An environment for identifying vulnerabilities in software

SAVIE: An environment for identifying vulnerabilities in software May 2007, Volume 4, No.5 (Serial No.30) Journal of Communication and Computer, ISSN1548-7709, USA LI Ai-guo 1, HONG Bing-rong 1, WAN Si 2 (1. School of Computer Science and Technology, Harbin Institute

More information

Graph-based Learning. Larry Holder Computer Science and Engineering University of Texas at Arlington

Graph-based Learning. Larry Holder Computer Science and Engineering University of Texas at Arlington Graph-based Learning Larry Holder Computer Science and Engineering University of Texas at Arlingt 1 Graph-based Learning Multi-relatial data mining and learning SUBDUE graph-based relatial learner Discovery

More information

Dependability tree 1

Dependability tree 1 Dependability tree 1 Means for achieving dependability A combined use of methods can be applied as means for achieving dependability. These means can be classified into: 1. Fault Prevention techniques

More information

Fault Injection Seminar

Fault Injection Seminar Fault Injection Seminar Summer Semester 2015 Daniel Richter, Lena Herscheid, Prof. Andreas Polze Operating Systems and Middleware Group Hasso Plattner Institute 23/04/2015 Fault Injection Seminar 1 Dependability

More information

Hardware Design and Simulation for Verification

Hardware Design and Simulation for Verification Hardware Design and Simulation for Verification by N. Bombieri, F. Fummi, and G. Pravadelli Universit`a di Verona, Italy (in M. Bernardo and A. Cimatti Eds., Formal Methods for Hardware Verification, Lecture

More information

Fault Localization with Graphical Models in Software Engineering Applications

Fault Localization with Graphical Models in Software Engineering Applications RESEARCH INVENTY: International Journal of Engineering and Science ISSN: 2278-4721, Vol. 1, Issue 3 (Sept 2012), PP 26-31 www.researchinventy.com Fault Localization with Graphical Models in Software Engineering

More information

Template for comments Date: Document: JIC Patient Summary Standards Set

Template for comments Date: Document: JIC Patient Summary Standards Set Comments Proposed change Observatis of the develo McKillop AU McKillop Mc Mc Mc Mc Mc Mc Rob E, AU 1.8.1 2 nd paragraph 1.8.2 Last sentence 1.8.6 2nd last sentence 1.8.6 Last sentence Ed Ed Ed Fullstop

More information

Scene Graph Generation from Objects, Phrases and Region Captions

Scene Graph Generation from Objects, Phrases and Region Captions Scene Graph Generati from Objects, Phrases and Regi Captis Yikang Li 1, Wanli Ouyang 1,2, Bolei Zhou 3, Kun Wang 1, Xiaogang Wang 1 1 The Chinese University of Hg Kg, Hg Kg SAR, China 2 University of Sydney,

More information

MUSIC SYNTHESIZER OWNER S MANUAL

MUSIC SYNTHESIZER OWNER S MANUAL MUSIC SYNTHESIZER OWNER S MANUAL SPECIAL MESSAGE SECTION This product utilizes batteries or an external power supply (adapter). DO NOT cnect this product to any power supply or adapter other than e described

More information

SEE Tolerant Self-Calibrating Simple Fractional-N PLL

SEE Tolerant Self-Calibrating Simple Fractional-N PLL SEE Tolerant Self-Calibrating Simple Fractional-N PLL Robert L. Shuler, Avionic Systems Division, NASA Johnson Space Center, Houston, TX 77058 Li Chen, Department of Electrical Engineering, University

More information

Area Efficient Scan Chain Based Multiple Error Recovery For TMR Systems

Area Efficient Scan Chain Based Multiple Error Recovery For TMR Systems Area Efficient Scan Chain Based Multiple Error Recovery For TMR Systems Kripa K B 1, Akshatha K N 2,Nazma S 3 1 ECE dept, Srinivas Institute of Technology 2 ECE dept, KVGCE 3 ECE dept, Srinivas Institute

More information

The Use of Neighbourhood Matching in Constructing Hidden Object Topology

The Use of Neighbourhood Matching in Constructing Hidden Object Topology Proceedings of the World Cgress Engineering 2009 Vol I WCE 2009, July 1-3, 2009, Ld, U.K. The Use of Neighbourhood Matching in Cstructing Hidden Object Topology Peter Varley Abstract My interest is automatic

More information

CHAPTER-1: INTRODUCTION TO OPERATING SYSTEM:

CHAPTER-1: INTRODUCTION TO OPERATING SYSTEM: CHAPTER-1: INTRODUCTION TO OPERATING SYSTEM: TOPICS TO BE COVERED 1.1 Need of Operating System 1.2 Evolution of os 1.3 operating system i. Batch ii. iii. iv. Multiprogramming Time sharing Real time v.

More information

Better Reliability Verification in Open-Source Software Using Efficient Test Cases

Better Reliability Verification in Open-Source Software Using Efficient Test Cases Better Reliability Verification in Open-Source Software Using Efficient Test Cases Patrick Pape, Mississippi State University Drew Hamilton, Mississippi State University Abstract. With the increasing popularity

More information

Neural Motifs: Scene Graph Parsing with Global Context

Neural Motifs: Scene Graph Parsing with Global Context Neural Motifs: Scene Graph Parsing with Global Ctext Rowan Zellers 1 Mark Yatskar 1,2 Sam Thoms 3 Yejin Choi 1,2 1 Paul G. Allen School of Computer Science & Engineering, University of Washingt 2 Allen

More information

An Overview of the BLITZ System

An Overview of the BLITZ System An Overview of the BLITZ System Harry H. Porter III Department of Computer Science Portland State University Introduction The BLITZ System is a collection of software designed to support a university-level

More information