Formal Verification by Model Checking
|
|
- Deborah Holmes
- 6 years ago
- Views:
Transcription
1 Formal Verifiation by Model Cheking Jonathan Aldrih Carnegie Mellon University Based on slides developed by Natasha Sharygina : Introdution to Software Engineering Fall Formal Verifiation by Model Cheking Domain: Continuously operating onurrent systems (e.g. operating systems, hardware ontrollers and network protools) Ongoing, reative semantis Non-terminating, infinite omputations Manifest non-determinism Instrument: Temporal logi [Pnueli 77] is a formalism for reasoning about behavior of reative systems 4 1
2 Temporal Logi Model Cheking [Clarke,Emerson 81][Queille,Sifakis 82] Systems are modeled by finite state mahines Properties are written in propositional temporal logi Verifiation proedure is an exhaustive searh of the state spae of the design Diagnosti ounterexamples 5 Temporal Logi Model Cheking Finite State Mahine Preproessor Property Model Cheker True or Counterexample 6 2
3 What is Model Cheking? Does model M satisfy a property P? (written M = P) What is M? What is P? What is satisfy? 7 What is M? States: valuations to all variables Initial states: subset of states a b Ars: transitions between states Atomi Propositions: e.g. x = 5, y = true b State Transition Graph or Kripke Model 8 3
4 What is M? M = S, S 0, R, L Kripke struture: S finite set of states S 0 S set of initial states R S S set of ars L : S 2 AP mapping from states to a set of atomi propositions 9 Model of Computation a b a b b b a b State Transition Graph Infinite Computation Tree Unwind State Graph to obtain Infinite Tree. A trae is an infinite sequene of states. 10 4
5 Semantis a b a b b b a b State Transition Graph Infinite Computation Tree The semantis of a FSM is a set of traes. Semantis of the omposition of FSMs is the intersetion of traes of individual FSMs. 11 What is P? Different kinds of temporal logis Syntax: Semantis: formula P? What are the formulas in the logi? What does it mean for model M to satisfy Formulas: - Atomi propositions: properties of states - Temporal Logi Speifiations: properties of traes. 12 5
6 Computation Tree Logis Examples: Safety (mutual exlusion): no two proesses an be at a ritial setion at the same time Liveness (absene of starvation): every request will be eventually granted Temporal logis differ aording to how they handle branhing in the underlying omputation tree. In a linear temporal logi (LTL), operators are provided for desribing system behavior along a single omputation path. In a branhing-time logi (CTL), the temporal operators quantify over the paths that are possible from a given state. 13 Computation Tree Logis Formulas are onstruted from path quantifiers and temporal operators: 1. Path Quantifiers: A for every path E there exists a path 2. Temporal Operator: Xα - α holds next time Fα - α holds sometime in the future Gα - α holds globally in the future α Uβ - α holds untilβholds 14 6
7 Formulas over States and Paths State formulas Desribe a property of a state in a model M If p AP, then p is a state formula If f and g are state formulas, then f, f g and f g are state formulas If f is a path formula, then E f and A f are state formulas Path formulas Desribe a property of an infinite path through a model M If f is a state formula, then f is also a path formula If f and g are path formulas, then f, f g, f g, X f, F f, G f, and f U g are path formulas 15 Notation A path π in M is an infinite sequene of states s 0, s 1, suh that for every i 0, (s i, s i+1 ) R π i denotes the suffix of π starting at s i If f is a state formula, M, s f means that f holds at state s in the Kripke struture M If f is a path formula, M,π fmeans that f holds along path π in the Kripke struture M 16 7
8 Semantis of Formulas M, s p p L(s) M, s f M, s f M, s f 1 f 2 M, s f 1 M, s f 2 M, s f 1 f 2 M, s f 1 M, s f 2 M, s E g 1 π=s M,π g 1 M, s A g 1 π=s M,π g 1 M,π f π=s M, s f M,π g M,π g M,π g 1 g 2 M,π g 1 M,π g 2 M,π g 1 g 2 M,π g 1 M,π g 2 M,π X g M,π 1 g M,π F g k 0 M,π k g M,π G g k 0 M,π k g M,π g 1 U g 2 k 0 M,π k g 2 0 j<k M,π j g 1 17 The Logi LTL Linear Time Logi (LTL) [Pnueli 77]: logi of temporal sequenes. Has form A f where f is a path formula whih has no path quantifiers (A or E) α: α holds in the urrent state α AXα: α holds in the next state α AFγ: γ holds eventually γ AGλ: λ holds from now on λ λ λ λ A(α U β): α holds until β holds α α β 18 8
9 The Logi CTL In a branhing-time logi (CTL), the temporal operators quantify over the paths that are possible from a given state (s 0 ). Requires eah temporal operator (X, F, G, and U) to be preeded by a path quantifier (A or E). M, s 0 AG M, s 0 AF M, s 0 EF M, s 0 EG 19 Typial CTL Formulas EF (ed Ready): it is possible to get to a state where ed holds but Ready does not hold. AG (Req AF Ak): whenever Request ours, it will be eventually Aknowledged. AG (DevieEnabled): DevieEnabled always holds on every omputation path. AG (EF Restart): from any state it is possible to get to the Restart state. 20 9
10 Announements Please your Stak.java file to Marwan for Assignment 8 part 4 This will help with the grading 21 Trivia AG(EF p) annot be expressed in LTL Reset property: from every state it is possible to get to p But there might be paths where you never get to p Different from A(GF p) Along eah possible path, for eah state in the path, there is a future state where p holds Counterexample: ababab b a p 22 10
11 Trivia A(FG p) annot be expressed in CTL Along all paths, one eventually reahes a point where p always holds from then on But at some points in some paths where p always holds, there might be a diverging path where p does not hold Different from AF(AG p) Along eah possible path there exists a state suh that p always holds from then on Counterexample: the path that stays in s 0 s 0 p s 1 s 2 b p 23 LTL Conventions Often leave the initial A impliit G is sometimes written F is sometimes written 24 11
12 Linear vs. branhing-time logis some advantages of LTL LTL properties are preserved under abstration : i.e., if M approximates a more omplex model M, by introduing more paths, then M ψ M ψ ounterexamples for LTL are simpler: onsisting of single exeutions (rather than trees). The automata-theoreti approah to LTL model heking is simpler (no tree automata involved). anedotally, it seems most properties people are interested in are linear-time properties. some advantages of BT logis BT allows expression of some useful properties like reset. CTL, a limited fragment of the more omplete BT logi CTL*, an be model heked in time linear in the formula size (as well as in the transition system). But formulas are usually far smaller than system models, so this isn t as important as it may first seem. Some BT logis, like µ-alulus and CTL, are well-suited for the kind of fixed-point omputation sheme used in symboli model heking. 25 CTL Model Cheking Theorem: Any CTL formula an be expressed in terms of,, EX, EU, and EG. F p = true U p A[x U y] = (EG y E[ y U (x y)]) AX p = EX p AG p = EF p Model heking: determine whih states of M satisfy f Algorithm Consider all subformulas of f, in order of depth of nesting Initially, label eah state with the atomi subformulas that are true in that state For eah formula, use information about the states where the immediate subformulas are true to label states with the new formula 26 12
13 Subformula Labeling Case f Label eah state not labeled with f f 1 f 2 Label eah state whih is labeled with either f 1 or f 2 EX f Label every state that has some suessor labeled with f E[f 1 U f 2 ] Label every state labeled with f 2 Traverse bakwards from labeled states; if the previous state is labeled with f 1, label it with E[f 1 U f 2 ] as well EG f 1 Find strongly onneted omponents where f 1 holds Traverse bakwards from labeled states; if the previous state is labeled with f 1, label it with EG f 1 as well 27 CTL Model Cheking Example Pressing will eventually result in heat ~ ~ ~ Error ~ ~ Heat Error Heat 28 13
14 CTL Model Cheking Example Pressing will eventually result in heat AG( AF Heat) = E[true U ( EG Heat)] ~ ~ ~ Error ~ ~ Heat Error Heat 29 CTL Model Cheking Example The oven doesn t heat up until the door is losed. ~ ~ ~ Error ~ ~ Heat Error Heat 30 14
15 CTL Model Cheking Example The oven doesn t heat up until the door is losed. A[( Heat) U ] = EG E[ U (Heat )] ~ ~ ~ Error ~ ~ Heat Error Heat 31 LTL Model Cheking Beyond the sope of this ourse Canonial referene on Model Cheking: Edmund Clarke, Orna Grumberg, and Doron A. Peled. Model Cheking. MIT Press,
16 SPIN: The Promela Language PROess MEta LAnguage Asynhronous omposition of independent proesses Communiation using hannels and global variables Non-deterministi hoies and interleavings 33 An Example mtype = { NONCRITICAL, TRYING, CRITICAL }; show mtype state[2]; protype proess(int id) { beginning: nonritial: state[id] = NONCRITICAL; if :: goto nonritial; :: true; fi; trying: state[id] = TRYING; if :: goto trying; :: true; fi; ritial: state[id] = CRITICAL; if :: goto ritial; :: true; fi; goto beginning;} init { run proess(0); run proess(1); } NC T C 34 16
17 Enabled Statements A statement needs to be enabled for the proess to be sheduled. bool a, b; protype p1() { a = true; a & b; a = false; } protype p2() { b = false; a & b; b = true; } These statements are enabled only if both a and b are true. In this ase b is always false and therefore there is a deadlok. init { a = false; b = false; run p1(); run p2(); } 42 Other onstruts Do loops do :: ount = ount + 1; :: ount = ount - 1; :: (ount == 0) -> break od 43 17
18 Other onstruts Do loops Communiation over hannels protype sender(han out) { int x; if ::x=0; ::x=1; fi } out! x; 44 Other onstruts Do loops Communiation over hannels Assertions protype reeiver(han in) { int value; in? value; assert(value == 0 value == 1) } 45 18
19 Other onstruts Do loops Communiation over hannels Assertions Atomi Steps int value; protype inrement() { atomi { x = value; x = x + 1; value = x; } } 46 Mutual Exlusion Peterson s solution to the mutual exlusion problem flag 0 =1 turn=1 flag 0 =0 flag 1!= 0 && turn!= 0 flag 1 == 0 turn == 0 Critial Setion 47 19
20 bool turn; bool flag[2]; protype mutex0() { again: } flag[0] = 1; turn = 1; Mutual Exlusion in SPIN (flag[1] == 0 turn == 0); /* ritial setion */ flag[0] = 0; goto again; flag 1!= 0 && turn!= 0 flag 1 == 0 turn == 0 guard: Cannot go past this point until the ondition is true flag 0 =1 turn=1 flag 0 =0 Critial Setion 48 Mutual Exlusion in SPIN bool turn, flag[2]; Ative proess: automatially reates instanes of proesses ative [2] protype user() { assert(_pid == 0 pid == 1); again: flag[_pid] = 1; turn = 1 - _pid; assert: Cheks that there are only at most two instanes with identifiers 0 and 1 (flag[1 - _pid] == 0 turn == _pid); /* ritial setion */ _pid: Identifier of the proess } flag[_pid] = 0; goto again; 49 20
21 Mutual Exlusion in SPIN bool turn, flag[2]; byte nrit; ative [2] protype user() { assert(_pid == 0 pid == 1); again: flag[_pid] = 1; turn = 1 - _pid; (flag[1 - _pid] == 0 turn == _pid); nrit: Counts the number of Proess in the ritial setion } nrit++; assert(nrit == 1); /* ritial setion */ nrit--; flag[_pid] = 0; goto again; assert: Cheks that there are always at most one proess in the ritial setion 50 Mutual Exlusion in SPIN bool turn, flag[2]; bool ritial[2]; LTL Properties: ative [2] protype user() { assert(_pid == 0 pid == 1); again: flag[_pid] = 1; turn = 1 - _pid; (flag[1 - _pid] == 0 turn == _pid); ritial[_pid] = 1; /* ritial setion */ ritial[_pid] = 0; flag[_pid] = 0; goto again; } The proesses are never both in the ritial setion AG(!(ritial[0] && ritial[1])) [](!(ritial[0] && ritial[1])) No matter what happens, a proess will eventually get to a ritial setion [] <> (ritial[0] ritial[1]) If proess 0 is in the ritial setion, proess 1 will get to be there next [] (ritial[0] -> ritial[0] U (!ritial[0] U ritial[1])) 51 21
22 Mutual Exlusion in SPIN bool turn, flag[2]; bool ritial[2]; LTL Properties: ative [2] protype user() { assert(_pid == 0 pid == 1); again: flag[_pid] = 1; turn = 1 - _pid; (flag[1 - _pid] == 0 turn == _pid); ritial[_pid] = 1; /* ritial setion */ ritial[_pid] = 0; []!(ritial[0] && ritial[1]) [] <> (ritial[0]) [] <> (ritial[1]) [] (ritial[0] -> (ritial[0] U (!ritial[0] && ((!ritial[0] &&!ritial[1]) U ritial[1])))) } flag[_pid] = 0; goto again; * aveat: an t use array indexes in SPIN LTL properties Have to dupliate ode 52 State Spae Explosion Problem: Size of the state graph an be exponential in size of the program (both in the number of the program variables and the number of program omponents) M = M 1 M n If eah M i has just 2 loal states, potentially 2 n global states Researh Diretions: State spae redution 53 22
23 Model Cheking Performane Model Chekers today an routinely handle systems with between 100 and 300 state variables. Systems with reahable states have been heked. By using appropriate abstration tehniques, systems with an essentially unlimited number of states an be heked. 54 Notable Examples IEEE Salable Coherent Interfae In 1992 Dill s group at Stanford used Murphi to find several errors, ranging from uninitialized variables to subtle logial errors IEEE Futurebus In 1992 Clarke s group at CMU found previously undeteted design errors PowerSale multiproessor (proessor, memory ontroller, and bus arbiter) was verified by Verimag researhers using CAESAR toolbox Luent teleom. protools were verified by FormalChek errors leading to lost transitions were identified PowerPC 620 Miroproessor was verified by Motorola s Verdit model heker
24 The Grand Challenge: Model Chek Software Extrat finite state mahines from programs written in onventional programming languages Use a finite state programming language: exeutable design speifiations (Stateharts, xuml, et.). Unroll the state mahine obtained from the exeutable of the program. 56 The Grand Challenge: Model Chek Software Use a ombination of the state spae redution tehniques to avoid generating too many states. Verisoft (Bell Labs) FormalChek/xUML (UT Austin, Bell Labs) ComFoRT (CMU/SEI) Use stati analysis to extrat a finite state skeleton from a program. Model hek the result. Bandera Kansas State Java PathFinder NASA Ames SLAM/Bebop - Mirosoft 57 24
Linear Temporal Logic. Model Checking and. Based on slides developed by Natasha Sharygina. Carnegie Mellon University.
Model Checking and Linear Temporal Logic Jonathan Aldrich Carnegie Mellon University Based on slides developed by Natasha Sharygina 17-654: Analysis of Software Artifacts 1 Formal Verification by Model
More informationFormal Verification by Model Checking
Formal Verication by Model Checking Jonathan Aldrich Carnegie Mellon University Based on slides developed by Natasha Sharygina 17-654/17-754: Analysis of Software Artacts Spring 2006 1 CTL Model Checking
More informationParametric Abstract Domains for Shape Analysis
Parametri Abstrat Domains for Shape Analysis Xavier RIVAL (INRIA & Éole Normale Supérieure) Joint work with Bor-Yuh Evan CHANG (University of Maryland U University of Colorado) and George NECULA (University
More informationInterconnection Styles
Interonnetion tyles oftware Design Following the Export (erver) tyle 2 M1 M4 M5 4 M3 M6 1 3 oftware Design Following the Export (Client) tyle e 2 e M1 M4 M5 4 M3 M6 1 e 3 oftware Design Following the Export
More informationLecture1: Symbolic Model Checking with BDDs. Edmund M. Clarke, Jr. Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213
Lecture: Symbolic Model Checking with BDDs Edmund M Clarke, Jr Computer Science Department Carnegie Mellon University Pittsburgh, PA 523 Temporal Logic Model Checking Specification Language: A propositional
More informationA Formal Hybrid Analysis Technique for Composite Web Services Verification
A Formal Hybrid Analysis Tehnique for Composite Web Servies Verifiation MAY HAIDAR 1,2, HICHAM H. HALLAL 1 1 Computer Siene Department / Department of Eletrial Engineering Fahad Bin Sultan University P.O
More informationExploring the Commonality in Feature Modeling Notations
Exploring the Commonality in Feature Modeling Notations Miloslav ŠÍPKA Slovak University of Tehnology Faulty of Informatis and Information Tehnologies Ilkovičova 3, 842 16 Bratislava, Slovakia miloslav.sipka@gmail.om
More informationModel checking Timber program. Paweł Pietrzak
Model checking Timber program Paweł Pietrzak 1 Outline Background on model checking (spam?) The SPIN model checker An exercise in SPIN - model checking Timber Deriving finite models from Timber programs
More informationVerifying Interaction Protocol Compliance of Service Orchestrations
Verifying Interation Protool Compliane of Servie Orhestrations Andreas Shroeder and Philip Mayer Ludwig-Maximilians-Universität Münhen, Germany {shroeda, mayer}@pst.ifi.lmu.de Abstrat. An important aspet
More informationSérgio Campos, Edmund Clarke
Sérgio Campos, Edmund 1 / 23 Model checking is a technique that relies on building a finite model of a system and checking that a desired property holds in that model. The check is performed by an exhaustive
More informationSystem Correctness. EEC 421/521: Software Engineering. System Correctness. The Problem at Hand. A system is correct when it meets its requirements
System Correctness EEC 421/521: Software Engineering A Whirlwind Intro to Software Model Checking A system is correct when it meets its requirements a design without requirements cannot be right or wrong,
More informationPipelined Multipliers for Reconfigurable Hardware
Pipelined Multipliers for Reonfigurable Hardware Mithell J. Myjak and José G. Delgado-Frias Shool of Eletrial Engineering and Computer Siene, Washington State University Pullman, WA 99164-2752 USA {mmyjak,
More informationDouble Header. Two Lectures. Flying Boxes. Some Key Players: Model Checking Software Model Checking SLAM and BLAST
Model Checking #1 Double Header Two Lectures Model Checking Software Model Checking SLAM and BLAST Flying Boxes It is traditional to describe this stuff (especially SLAM and BLAST) with high-gloss animation
More informationTest Case Generation from UML State Machines
Test Case Generation from UML State Mahines Dirk Seifert To ite this version: Dirk Seifert. Test Case Generation from UML State Mahines. [Researh Report] 2008. HAL Id: inria-00268864
More informationOutline: Software Design
Outline: Software Design. Goals History of software design ideas Design priniples Design methods Life belt or leg iron? (Budgen) Copyright Nany Leveson, Sept. 1999 A Little History... At first, struggling
More informationLearning Convention Propagation in BeerAdvocate Reviews from a etwork Perspective. Abstract
CS 9 Projet Final Report: Learning Convention Propagation in BeerAdvoate Reviews from a etwork Perspetive Abstrat We look at the way onventions propagate between reviews on the BeerAdvoate dataset, and
More informationVerification of Parameterized Concurrent Programs By Modular Reasoning about Data and Control
Verifiation of Parameterized Conurrent Programs By Modular Reasoning about Data and Control Azadeh Farzan Zahary Kinaid University of Toronto azadeh,zkinaid@s.toronto.edu Abstrat In this paper, we onsider
More informationExtracting Partition Statistics from Semistructured Data
Extrating Partition Statistis from Semistrutured Data John N. Wilson Rihard Gourlay Robert Japp Mathias Neumüller Department of Computer and Information Sienes University of Strathlyde, Glasgow, UK {jnw,rsg,rpj,mathias}@is.strath.a.uk
More informationDynamic Algorithms Multiple Choice Test
3226 Dynami Algorithms Multiple Choie Test Sample test: only 8 questions 32 minutes (Real test has 30 questions 120 minutes) Årskort Name Eah of the following 8 questions has 4 possible answers of whih
More informationGray Codes for Reflectable Languages
Gray Codes for Refletable Languages Yue Li Joe Sawada Marh 8, 2008 Abstrat We lassify a type of language alled a refletable language. We then develop a generi algorithm that an be used to list all strings
More informationThis fact makes it difficult to evaluate the cost function to be minimized
RSOURC LLOCTION N SSINMNT In the resoure alloation step the amount of resoures required to exeute the different types of proesses is determined. We will refer to the time interval during whih a proess
More informationConstructing Transaction Serialization Order for Incremental. Data Warehouse Refresh. Ming-Ling Lo and Hui-I Hsiao. IBM T. J. Watson Research Center
Construting Transation Serialization Order for Inremental Data Warehouse Refresh Ming-Ling Lo and Hui-I Hsiao IBM T. J. Watson Researh Center July 11, 1997 Abstrat In typial pratie of data warehouse, the
More informationFuzzy Meta Node Fuzzy Metagraph and its Cluster Analysis
Journal of Computer Siene 4 (): 9-97, 008 ISSN 549-3636 008 Siene Publiations Fuzzy Meta Node Fuzzy Metagraph and its Cluster Analysis Deepti Gaur, Aditya Shastri and Ranjit Biswas Department of Computer
More informationHEXA: Compact Data Structures for Faster Packet Processing
Washington University in St. Louis Washington University Open Sholarship All Computer Siene and Engineering Researh Computer Siene and Engineering Report Number: 27-26 27 HEXA: Compat Data Strutures for
More informationTool demonstration: Spin
Tool demonstration: Spin 1 Spin Spin is a model checker which implements the LTL model-checking procedure described previously (and much more besides). Developed by Gerard Holzmann of Bell Labs Has won
More informationCOMP 181. Prelude. Intermediate representations. Today. Types of IRs. High-level IR. Intermediate representations and code generation
Prelude COMP 181 Intermediate representations and ode generation November, 009 What is this devie? Large Hadron Collider What is a hadron? Subatomi partile made up of quarks bound by the strong fore What
More informationOn - Line Path Delay Fault Testing of Omega MINs M. Bellos 1, E. Kalligeros 1, D. Nikolos 1,2 & H. T. Vergos 1,2
On - Line Path Delay Fault Testing of Omega MINs M. Bellos, E. Kalligeros, D. Nikolos,2 & H. T. Vergos,2 Dept. of Computer Engineering and Informatis 2 Computer Tehnology Institute University of Patras,
More informationWhat are Cycle-Stealing Systems Good For? A Detailed Performance Model Case Study
What are Cyle-Stealing Systems Good For? A Detailed Performane Model Case Study Wayne Kelly and Jiro Sumitomo Queensland University of Tehnology, Australia {w.kelly, j.sumitomo}@qut.edu.au Abstrat The
More informationDesign and Analysis of Distributed Interacting Systems
Design and Analysis of Distributed Interacting Systems Lecture 5 Linear Temporal Logic (cont.) Prof. Dr. Joel Greenyer May 2, 2013 (Last Time:) LTL Semantics (Informally) LTL Formulae are interpreted on
More informationThe recursive decoupling method for solving tridiagonal linear systems
Loughborough University Institutional Repository The reursive deoupling method for solving tridiagonal linear systems This item was submitted to Loughborough University's Institutional Repository by the/an
More informationZippy - A coarse-grained reconfigurable array with support for hardware virtualization
Zippy - A oarse-grained reonfigurable array with support for hardware virtualization Christian Plessl Computer Engineering and Networks Lab ETH Zürih, Switzerland plessl@tik.ee.ethz.h Maro Platzner Department
More informationAutomatic Physical Design Tuning: Workload as a Sequence Sanjay Agrawal Microsoft Research One Microsoft Way Redmond, WA, USA +1-(425)
Automati Physial Design Tuning: Workload as a Sequene Sanjay Agrawal Mirosoft Researh One Mirosoft Way Redmond, WA, USA +1-(425) 75-357 sagrawal@mirosoft.om Eri Chu * Computer Sienes Department University
More informationDECT Module Installation Manual
DECT Module Installation Manual Rev. 2.0 This manual desribes the DECT module registration method to the HUB and fan airflow settings. In order for the HUB to ommuniate with a ompatible fan, the DECT module
More informationCompilation Lecture 11a. Register Allocation Noam Rinetzky. Text book: Modern compiler implementation in C Andrew A.
Compilation 0368-3133 Leture 11a Text book: Modern ompiler implementation in C Andrew A. Appel Register Alloation Noam Rinetzky 1 Registers Dediated memory loations that an be aessed quikly, an have omputations
More informationMulti-hop Fast Conflict Resolution Algorithm for Ad Hoc Networks
Multi-hop Fast Conflit Resolution Algorithm for Ad Ho Networks Shengwei Wang 1, Jun Liu 2,*, Wei Cai 2, Minghao Yin 2, Lingyun Zhou 2, and Hui Hao 3 1 Power Emergeny Center, Sihuan Eletri Power Corporation,
More informationAutomatic Generation of Transaction-Level Models for Rapid Design Space Exploration
Automati Generation of Transation-Level Models for Rapid Design Spae Exploration Dongwan Shin, Andreas Gerstlauer, Junyu Peng, Rainer Dömer and Daniel D. Gajski Center for Embedded Computer Systems University
More informationAlgorithms, Mechanisms and Procedures for the Computer-aided Project Generation System
Algorithms, Mehanisms and Proedures for the Computer-aided Projet Generation System Anton O. Butko 1*, Aleksandr P. Briukhovetskii 2, Dmitry E. Grigoriev 2# and Konstantin S. Kalashnikov 3 1 Department
More informationSystem-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications
System-Level Parallelism and hroughput Optimization in Designing Reonfigurable Computing Appliations Esam El-Araby 1, Mohamed aher 1, Kris Gaj 2, arek El-Ghazawi 1, David Caliga 3, and Nikitas Alexandridis
More informationThe SODA AOSE Methodology
The SODA AOSE Methodology Multiagent Systems LM Sistemi Multiagente LM Ambra Molesini & Andrea Omiini {ambra.molesini, andrea.omiini}@unibo.it Dipartimento di Informatia Sienza e Ingegneria (DISI) Alma
More informationCluster-Based Cumulative Ensembles
Cluster-Based Cumulative Ensembles Hanan G. Ayad and Mohamed S. Kamel Pattern Analysis and Mahine Intelligene Lab, Eletrial and Computer Engineering, University of Waterloo, Waterloo, Ontario N2L 3G1,
More informationVerifying Cyber-Physical Systems by Combining Software Model Checking with Hybrid Systems Reachability
Verifying Cyber-Physial Systems by Combining Software Model Cheking with Hybrid Systems Reahability ABSTRACT Stanley Bak stanleybak@gmail.om Cyber-physial systems (CPS) span the ommuniation, omputation
More informationDefinitions Homework. Quine McCluskey Optimal solutions are possible for some large functions Espresso heuristic. Definitions Homework
EECS 33 There be Dragons here http://ziyang.ees.northwestern.edu/ees33/ Teaher: Offie: Email: Phone: L477 Teh dikrp@northwestern.edu 847 467 2298 Today s material might at first appear diffiult Perhaps
More informationParallelizing Frequent Web Access Pattern Mining with Partial Enumeration for High Speedup
Parallelizing Frequent Web Aess Pattern Mining with Partial Enumeration for High Peiyi Tang Markus P. Turkia Department of Computer Siene Department of Computer Siene University of Arkansas at Little Rok
More informationA Dual-Hamiltonian-Path-Based Multicasting Strategy for Wormhole-Routed Star Graph Interconnection Networks
A Dual-Hamiltonian-Path-Based Multiasting Strategy for Wormhole-Routed Star Graph Interonnetion Networks Nen-Chung Wang Department of Information and Communiation Engineering Chaoyang University of Tehnology,
More informationAlgorithmic Verification. Algorithmic Verification. Model checking. Algorithmic verification. The software crisis (and hardware as well)
Algorithmic Verification The software crisis (and hardware as well) Algorithmic Verification Comp4151 Lecture 1-B Ansgar Fehnker Computer become more powerful (Moore s law) The quality of programs cannot
More informationDetection and Recognition of Non-Occluded Objects using Signature Map
6th WSEAS International Conferene on CIRCUITS, SYSTEMS, ELECTRONICS,CONTROL & SIGNAL PROCESSING, Cairo, Egypt, De 9-31, 007 65 Detetion and Reognition of Non-Oluded Objets using Signature Map Sangbum Park,
More informationPerformance Improvement of TCP on Wireless Cellular Networks by Adaptive FEC Combined with Explicit Loss Notification
erformane Improvement of TC on Wireless Cellular Networks by Adaptive Combined with Expliit Loss tifiation Masahiro Miyoshi, Masashi Sugano, Masayuki Murata Department of Infomatis and Mathematial Siene,
More informationmahines. HBSP enhanes the appliability of the BSP model by inorporating parameters that reet the relative speeds of the heterogeneous omputing omponen
The Heterogeneous Bulk Synhronous Parallel Model Tiani L. Williams and Rebea J. Parsons Shool of Computer Siene University of Central Florida Orlando, FL 32816-2362 fwilliams,rebeag@s.uf.edu Abstrat. Trends
More informationTest Case Generation from UML State Machines
Test Case Generation from UML State Mahines Dirk Seifert Loria Université Nany 2 Campus Sientifique, BP 239 F-54506 Vandoeuvre lès Nany edex Dirk.Seifert@Loria.fr inria-00268864, version 2-23 Apr 2008
More informationA DYNAMIC ACCESS CONTROL WITH BINARY KEY-PAIR
Malaysian Journal of Computer Siene, Vol 10 No 1, June 1997, pp 36-41 A DYNAMIC ACCESS CONTROL WITH BINARY KEY-PAIR Md Rafiqul Islam, Harihodin Selamat and Mohd Noor Md Sap Faulty of Computer Siene and
More informationCalculation of typical running time of a branch-and-bound algorithm for the vertex-cover problem
Calulation of typial running time of a branh-and-bound algorithm for the vertex-over problem Joni Pajarinen, Joni.Pajarinen@iki.fi Otober 21, 2007 1 Introdution The vertex-over problem is one of a olletion
More informationModel-Checking Concurrent Systems. The Model Checker Spin. The Model Checker Spin. Wolfgang Schreiner
Model-Checking Concurrent Systems Wolfgang Schreiner Wolfgang.Schreiner@risc.jku.at Research Institute for Symbolic Computation (RISC) Johannes Kepler University, Linz, Austria http://www.risc.jku.at 1.
More informationA service-oriented UML profile with formal support
A servie-oriented UML profile with formal support Roberto Bruni 1, Matthias Hölzl 3, Nora Koh 2,3, Alberto Lluh Lafuente 1, Philip Mayer 3, Ugo Montanari 1, and Andreas Shroeder 3 1 University of Pisa,
More informationFormal Methods for Software Development
Formal Methods for Software Development Model Checking with Temporal Logic Wolfgang Ahrendt 21st September 2018 FMSD: Model Checking with Temporal Logic /GU 180921 1 / 37 Model Checking Check whether a
More informationLecture 1: Model Checking. Edmund Clarke School of Computer Science Carnegie Mellon University
Lecture 1: Model Checking Edmund Clarke School of Computer Science Carnegie Mellon University 1 Cost of Software Errors June 2002 Software bugs, or errors, are so prevalent and so detrimental that they
More informationSPIN part 2. Verification with LTL. Jaime Ramos. Departamento de Matemática, Técnico, ULisboa
SPIN part 2 Verification with LTL Jaime Ramos Departamento de Matemática, Técnico, ULisboa Borrowed from slides by David Henriques, Técnico, ULisboa LTL model checking How Spin works Checks non-empty intersection
More informationCleanUp: Improving Quadrilateral Finite Element Meshes
CleanUp: Improving Quadrilateral Finite Element Meshes Paul Kinney MD-10 ECC P.O. Box 203 Ford Motor Company Dearborn, MI. 8121 (313) 28-1228 pkinney@ford.om Abstrat: Unless an all quadrilateral (quad)
More informationBoosted Random Forest
Boosted Random Forest Yohei Mishina, Masamitsu suhiya and Hironobu Fujiyoshi Department of Computer Siene, Chubu University, 1200 Matsumoto-ho, Kasugai, Aihi, Japan {mishi, mtdoll}@vision.s.hubu.a.jp,
More informationDistributed Systems Programming (F21DS1) Formal Verification
Distributed Systems Programming (F21DS1) Formal Verification Andrew Ireland Department of Computer Science School of Mathematical and Computer Sciences Heriot-Watt University Edinburgh Overview Focus on
More informationModel-Checking Concurrent Systems
Model-Checking Concurrent Systems Wolfgang Schreiner Wolfgang.Schreiner@risc.jku.at Research Institute for Symbolic Computation (RISC) Johannes Kepler University, Linz, Austria http://www.risc.jku.at Wolfgang
More informationLayout Compliance for Triple Patterning Lithography: An Iterative Approach
Layout Compliane for Triple Patterning Lithography: An Iterative Approah Bei Yu, Gilda Garreton, David Z. Pan ECE Dept. University of Texas at Austin, Austin, TX, USA Orale Las, Orale Corporation, Redwood
More informationEvolutionary Feature Synthesis for Image Databases
Evolutionary Feature Synthesis for Image Databases Anlei Dong, Bir Bhanu, Yingqiang Lin Center for Researh in Intelligent Systems University of California, Riverside, California 92521, USA {adong, bhanu,
More informationSpace- and Time-Efficient BDD Construction via Working Set Control
Spae- and Time-Effiient BDD Constrution via Working Set Control Bwolen Yang Yirng-An Chen Randal E. Bryant David R. O Hallaron Computer Siene Department Carnegie Mellon University Pittsburgh, PA 15213.
More informationInternational Journal of Advancements in Research & Technology, Volume 3, Issue 3, March-2014 ISSN
International Journal of Advanements in Researh & Tehnology, Volume 3, Issue 3, Marh-204 ISSN 2278-773 47 Phrase Based Doument Retrieving y Comining Suffix Tree index data struture and Boyer- Moore faster
More informationXML Data Streams. XML Stream Processing. XML Stream Processing. Yanlei Diao. University of Massachusetts Amherst
XML Stream Proessing Yanlei Diao University of Massahusetts Amherst XML Data Streams XML is the wire format for data exhanged online. Purhase orders http://www.oasis-open.org/ommittees/t_home.php?wg_abbrev=ubl
More informationThe Spin Model Checker : Part I/II
The Spin Model Checker : Part I/II Moonzoo Kim CS Dept. KAIST Korea Advanced Institute of Science and Technology Motivation: Tragic Accidents Caused by SW Bugs 2 Cost of Software Errors June 2002 Software
More informationModel Checking with Automata An Overview
Model Checking with Automata An Overview Vanessa D Carson Control and Dynamical Systems, Caltech Doyle Group Presentation, 05/02/2008 VC 1 Contents Motivation Overview Software Verification Techniques
More informationResearch Collection. Formal background and algorithms. Other Conference Item. ETH Library. Author(s): Biere, Armin. Publication Date: 2001
Research Collection Other Conference Item Formal background and algorithms Author(s): Biere, Armin Publication Date: 2001 Permanent Link: https://doi.org/10.3929/ethz-a-004239730 Rights / License: In Copyright
More informationOptimizing Correlated Path Queries in XML Languages. Technical Report CS November 2002
Optimizing Correlated Path Queries in XML Languages Ning Zhang and M. Tamer Özsu Tehnial Report CS-2002-36 November 2002 Shool Of Computer Siene, University of Waterloo, {nzhang,tozsu}@uwaterloo.a 1 Abstrat
More informationAlgorithms for External Memory Lecture 6 Graph Algorithms - Weighted List Ranking
Algorithms for External Memory Leture 6 Graph Algorithms - Weighted List Ranking Leturer: Nodari Sithinava Sribe: Andi Hellmund, Simon Ohsenreither 1 Introdution & Motivation After talking about I/O-effiient
More informationPatrick Trentin Formal Methods Lab Class, March 03, 2017
Spin: Introduction Patrick Trentin patrick.trentin@unitn.it http://disi.unitn.it/trentin Formal Methods Lab Class, March 03, 2017 These slides are derived from those by Stefano Tonetta, Alberto Griggio,
More informationMore on Verification and Model Checking
More on Verification and Model Checking Wednesday Oct 07, 2015 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/60 Course fair! 2/60 Exam st October 21, 8:00 13:00 If you want to participate,
More informationReducing Runtime Complexity of Long-Running Application Services via Dynamic Profiling and Dynamic Bytecode Adaptation for Improved Quality of Service
Reduing Runtime Complexity of Long-Running Appliation Servies via Dynami Profiling and Dynami Byteode Adaptation for Improved Quality of Servie ABSTRACT John Bergin Performane Engineering Laboratory University
More informationFlow Demands Oriented Node Placement in Multi-Hop Wireless Networks
Flow Demands Oriented Node Plaement in Multi-Hop Wireless Networks Zimu Yuan Institute of Computing Tehnology, CAS, China {zimu.yuan}@gmail.om arxiv:153.8396v1 [s.ni] 29 Mar 215 Abstrat In multi-hop wireless
More informationTHE MODEL CHECKER SPIN
THE MODEL CHECKER SPIN Shin Hong, KAIST 17 th April,2007 1/33 Contents Introduction PROMELA Linear Temporal Logic Automata-theoretic software verification Example : Simple Elevator 2 SPIN is a software
More informationDespite some help from modeling tools such as UML, the problem of ensuring the quality of. 1 of :30 AM
An introduction to model checking By Girish Keshav Palshikar, Courtesy of Embedded Systems Programming Feb 12 2004 (13:00 PM) URL: http://www.embedded.com/showarticle.jhtml?articleid=17603352 Model checking
More informationOverview. Discrete Event Systems - Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?
Computer Engineering and Networks Overview Discrete Event Systems - Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two
More informationA Visualization Technique for Unit Testing and Static Checking with Caller Callee Relationships
A Visualization Tehnique for Unit Testing and Stati Cheking with Caller Callee Relationships Yuko Muto, Kozo Okano, Shinji Kusumoto Graduate Shool of Information Siene and Tehnology Osaka University Suita,
More informationA Partial Sorting Algorithm in Multi-Hop Wireless Sensor Networks
A Partial Sorting Algorithm in Multi-Hop Wireless Sensor Networks Abouberine Ould Cheikhna Department of Computer Siene University of Piardie Jules Verne 80039 Amiens Frane Ould.heikhna.abouberine @u-piardie.fr
More informationDepartment of Electrical Engineering and Computer Science MASSACHUSETTS INSTITUTE OF TECHNOLOGY Fall Test I Solutions
Department of Eletrial Engineering and Computer iene MAACHUETT INTITUTE OF TECHNOLOGY 6.035 Fall 2016 Test I olutions 1 I Regular Expressions and Finite-tate Automata For Questions 1, 2, and 3, let the
More information- 1 - S 21. Directory-based Administration of Virtual Private Networks: Policy & Configuration. Charles A Kunzinger.
- 1 - S 21 Diretory-based Administration of Virtual Private Networks: Poliy & Configuration Charles A Kunzinger kunzinge@us.ibm.om - 2 - Clik here Agenda to type page title What is a VPN? What is VPN Poliy?
More informationWe don t need no generation - a practical approach to sliding window RLNC
We don t need no generation - a pratial approah to sliding window RLNC Simon Wunderlih, Frank Gabriel, Sreekrishna Pandi, Frank H.P. Fitzek Deutshe Telekom Chair of Communiation Networks, TU Dresden, Dresden,
More informationSimulation of Crystallographic Texture and Anisotropie of Polycrystals during Metal Forming with Respect to Scaling Aspects
Raabe, Roters, Wang Simulation of Crystallographi Texture and Anisotropie of Polyrystals during Metal Forming with Respet to Saling Aspets D. Raabe, F. Roters, Y. Wang Max-Plank-Institut für Eisenforshung,
More informationA Theory of Consistency for Modular Synchronous Systems
A Theory of Consistency for Modular Synchronous Systems Randal E. Bryant 1, Pankaj Chauhan 1, Edmund M. Clarke 1 and Amit Goel 2 1 Computer Science Department, Carnegie Mellon University, Pittsburgh, PA
More informationScenario Graphs Applied to Security (Summary Paper)
Book Title Book Editors IOS Press, 2003 1 Scenario Graphs Applied to Security (Summary Paper) Jeannette M. Wing Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213 US Abstract.
More informationData Structures in Java
Data Strutures in Java Leture 8: Trees and Tree Traversals. 10/5/2015 Daniel Bauer 1 Trees in Computer Siene A lot of data omes in a hierarhial/nested struture. Mathematial expressions. Program struture.
More informationT Reactive Systems: Kripke Structures and Automata
Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Kripke Structures and Automata Spring 2005, Lecture 3 January 31, 2005 Tik-79.186 Reactive Systems 2 Properties of systems invariants: the system
More informationPath Sharing and Predicate Evaluation for High-Performance XML Filtering*
Path Sharing and Prediate Evaluation for High-Performane XML Filtering Yanlei Diao, Mihael J. Franklin, Hao Zhang, Peter Fisher EECS, University of California, Berkeley {diaoyl, franklin, nhz, fisherp}@s.erkeley.edu
More informationContents Contents...I List of Tables...VIII List of Figures...IX 1. Introduction Information Retrieval... 8
Contents Contents...I List of Tables...VIII List of Figures...IX 1. Introdution... 1 1.1. Internet Information...2 1.2. Internet Information Retrieval...3 1.2.1. Doument Indexing...4 1.2.2. Doument Retrieval...4
More informationCopyright 2008 CS655 System Modeling and Analysis. Korea Advanced Institute of Science and Technology
The Spin Model Checker : Part I Copyright 2008 CS655 System Korea Advanced Institute of Science and Technology System Spec. In Promela Req. Spec. In LTL Overview of the Spin Architecture Spin Model pan.c
More informationA Coarse-to-Fine Classification Scheme for Facial Expression Recognition
A Coarse-to-Fine Classifiation Sheme for Faial Expression Reognition Xiaoyi Feng 1,, Abdenour Hadid 1 and Matti Pietikäinen 1 1 Mahine Vision Group Infoteh Oulu and Dept. of Eletrial and Information Engineering
More informationWe P9 16 Eigenray Tracing in 3D Heterogeneous Media
We P9 Eigenray Traing in 3D Heterogeneous Media Z. Koren* (Emerson), I. Ravve (Emerson) Summary Conventional two-point ray traing in a general 3D heterogeneous medium is normally performed by a shooting
More informationModel Checking for Autonomy Software
Model Checking for Autonomy Software Charles Pecheur RIACS / ASE Group, NASA Ames Charles Pecheur, RIACS / NASA Ames 1 Contents Model Checking for Autonomy Software Why? Autonomy software, how to verify
More informationAdaptive Implicit Surface Polygonization using Marching Triangles
Volume 20 (2001), Number 2 pp. 67 80 Adaptive Impliit Surfae Polygonization using Marhing Triangles Samir Akkouhe Eri Galin L.I.G.I.M L.I.G.I.M Eole Centrale de Lyon Université Claude Bernard Lyon 1 B.P.
More informationSmooth Trajectory Planning Along Bezier Curve for Mobile Robots with Velocity Constraints
Smooth Trajetory Planning Along Bezier Curve for Mobile Robots with Veloity Constraints Gil Jin Yang and Byoung Wook Choi Department of Eletrial and Information Engineering Seoul National University of
More informationPerformance Benchmarks for an Interactive Video-on-Demand System
Performane Benhmarks for an Interative Video-on-Demand System. Guo,P.G.Taylor,E.W.M.Wong,S.Chan,M.Zukerman andk.s.tang ARC Speial Researh Centre for Ultra-Broadband Information Networks (CUBIN) Department
More informationWHEN concurrent processes share a resource such as a file
1 Verification of mutual exclusion algorithms with SMV System Nikola Bogunović, Edgar Pek Faculty of Electrical Engineering and Computing Unska 3 Croatia email: nikola.bogunovic@fer.hr, edgar.pek@fer.hr
More informationImproved Circuit-to-CNF Transformation for SAT-based ATPG
Improved Ciruit-to-CNF Transformation for SAT-based ATPG Daniel Tille 1 René Krenz-Bååth 2 Juergen Shloeffel 2 Rolf Drehsler 1 1 Institute of Computer Siene, University of Bremen, 28359 Bremen, Germany
More informationDepartment of Electrical and Computer Engineering University of Wisconsin Madison. Fall
Department of Eletrial and Computer Engineering University of Wisonsin Madison ECE 553: Testing and Testable Design of Digital Systems Fall 2014-2015 Assignment #2 Date Tuesday, September 25, 2014 Due
More informationC 2 C 3 C 1 M S. f e. e f (3,0) (0,1) (2,0) (-1,1) (1,0) (-1,0) (1,-1) (0,-1) (-2,0) (-3,0) (0,-2)
SPECIAL ISSUE OF IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION: MULTI-ROBOT SSTEMS, 00 Distributed reonfiguration of hexagonal metamorphi robots Jennifer E. Walter, Jennifer L. Welh, and Nany M. Amato Abstrat
More information