Automatismos Automatic Systems

Size: px
Start display at page:

Download "Automatismos Automatic Systems"

Transcription

1 Automatismos Automatic Systems 5º Ingeniero de Telecomunicación Transparencias de la asignatura Fabio Gómez- Estern. ES Ingenieros Lesson 1 Index Introduction Evaluation of modelling tools Tables and phase diagrams Reduced state graph Petri Networks Introduction Description Modelling examples Advantages and comparison with other tools Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 2 1

2 Introduction Systems description A system description consists of the development of a model of the system itself. Two types of models can be distinguished: Structural models: defining the parts of the system Functional models: defining how the system works Petri Networks (PN) are intended for studying logic sequential systems from a functional point of view Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 3 Introduction Separation between Operating and Control Parts Most Logic Sequential Systems can be represented and divided into two Subsystems Operating part (OP): makes the process run by transforming the input variables into output variables, and issuing reports. It comprises the elements inside process (Sensors, motors, actuators, valves, etc.) Control part (CP): From the established set points, and the reports, it provides adequate orders for commanding the behavior Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 4 2

3 Introduction Separation between Operating and Control Parts Inputs Set p oints, references Operative Part Reports Commands Control Part Outputs External outputs, if required Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 5 Introduction Finite Automata: mathematical definition Definition of Automaton : Device capable of emulating or following certain movements. Formally, a finite automaton is a Discrete System defined by the quintuplet <E,S,Q,d,l> Finite set of input symbols: E={E i } Finite set of output symbols: S={S j } Finite set of internal states: Q={Q k } Transition function between states in terms of inputs and previous states: d:q x E Q Output function, in terms of inputs and states l:q x E S Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 6 3

4 Introduction Table representation of finite Automata Consider a finite Automaton with E={a,b} and S={x,y}. The prescribed behavior is: the output at an instant k should be S(k)=x if and only if the last three inputs follow the sequence a-b-a and S(k)=y otherwise. Q={Qa,Qab,Qbb} are the significant states of the problem Qa: last input was a Qab: last 2 inputs were a-b Qbb: last 2 inputs were b-b Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 7 Evaluation of Tools Phase diagrams and tables The procedure is: Build a table associating the states with the inputs in order to indicate the corresponding outputs and the new states. Graphical representation in phase diagrams. Phase table Phase diagram Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 8 4

5 Evaluation of Tools Phase diagrams and tables Example: Cart System When button M is pressed, the cart moves right (d), until B is rechaed. Once there, it starts moving left (i) until A is reached, and then stops. E={M,A,B} S={i,d} Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 9 Evaluation of Tools Table and phase diagrams - criticism They are exhaustive descriptions, as they gather all data of all possible combinations of inputs and states. Industrial systems are characterized by Large number of inputs and outputs. Largely unspecified. Many I/O pairs (E x Q) have no physical meaning. These methods have little practical use. They are difficult to implement when the number of inputs increases. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 10 5

6 Evaluation of Tools Reduced state graph It introduces the concept of Receptivity. When the system is in a specific state, it is only receptive (or sensitive) to a small subset of external events capable of inducing a state transition. Hence, there is no need to analyze all possible combinations of inputs for every single state. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 11 Evaluation of Tools Reduced state graph - Examples The RG (Reduced State Graph) is a graph where the logical condition that triggers a transition between 2 states is described as any logical function of the inputs. Moving Cart Example The resulting description is simpler, direct, and more intuitive. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 12 6

7 Evaluation of Tools Reduced state graph Examples continued Two carts come and go. They are synchronized at the right ends. Both carts must have reached (B,D) in order to start moving backwards. A small specification change (e.g. add a new cart) may affect the description significantly. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 13 Evaluation of Tools Reduced state graph Examples continued Three carts come and go, synchronized at the right ends. The number of states grow at a rate of 2 N+1-1, where N is the number of carts. All combinations of events are evaluated taking into account the order of occurrence, though it might be irrelevant. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 14 7

8 Evaluation of Tools Reduced state graph Examples continued Two simultaneous actions A and B, followed by C, are composed of subtasks. end(a) end(b) end(b) end(a) DRAWBACK: All possible finishing order of subtasks Should be considered Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 15 Evaluation of Tools Reduced state graph Criticism Advantages When introducing the concept of receptivity, the system description is significantly simplified. The information used for modelling is minimum and necessary. Drawbacks When there are concurrent evolutions, this method requires the evaluation of all possible chronological orderings of external events. Local changes may result in total redefinitions of the description. It is not suitable for a descending description ( top- down ). Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 16 8

9 Introduction Created by German Prof. C.A. Petri in the 60 s. Structure A Petri Network or (Petri Net) is a mathematical tool (with it associated graphical representation) that allows to model the behavior of a large variety of systems, being of special interest in the logical sequential and concurrent systems. It consists of an oriented graph, with two types of nodes: Places and Transitions, joined together arternatively by Arcs. The Places are represented by circles, and the Arcs by segments. The Arcs are oriented and they connect Places with Transitions and vice- versa, but never 2 Places or 2 Transitions at a time. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 17 (PN) Introduction (continued) permit to model and analyze the Control Subsystem (CP) of discrete systems with concurrent evolutions. In order to use them in application modelling, they must be endowed with an interpretation, by assigning physical meaning to the evolution conditions of the network and to the actions triggered by that evolution. Petri Net Structure Interpretation Physical Significance The evolution of a PN without interpretation is said to be autonomous. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 18 9

10 Introduction (continued) Behavior: A Place may contain a nonnegative number of Marks. Each mark is represented by a dot in the Place. The set of Marks associated, at a given time, to the places, is denoted the Network Marking. For the functional description of a PN, the following associations are made, Places actions or outputs Transitions events (as functions of inputs and actions) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 19 Introduction (continued) Behavior: The dynamics of the PN is represented by the evolution of its marking. The basic rules conducting the evolution of the marking are, A Place Li is an input Place of the Transition Tj, if there exists an Arc oriented from Li to Tj. A Place Li is an output Place of the Transition Tj, if there exists an Arc oriented from Tj to Li. A Transition is enabled if all its input places are marked. An enabled Transition is fired if the event associated with it is verified. A Firing of a transition consists of removing marks from each of its input Places, and adding marks to each of its output Places. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 20 10

11 Description model. Structure Autonomous PN: When analyzing autonomous PN we must observe its structure and behavior. Structural model of a PN Generalized PN: a quadruplet R=<P,T,a,b a,b> such that P: Finite nonempty set of Places. T: Finite nonempty set of Transitions. a: P x T N Pre-incidence function b: T x P N Post-incidence function Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 21 Description model. Graphical Representation Oriented Graph with 2 types of nodes: Places (circles), to which long-lasting actions are associated. Transitions (line segments), to which instantaneous actions are associated. The Arcs join places with transitions and vice-versa. The marks reside in places and they represent their active state. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 22 11

12 Description model. Graphical Representation Each Arc is labelled with a nonnegaive integer a(p,t) or b(p,t) called weight of the Arc. There exists and Arc oriented from Place Pi to Transition Tj a(p i,t j ) >0. There exists and Arc oriented from Transition Tk to Place Pl b(t k, p l ) >0 As a general rule, a non-labelled Arc has weight 1 and if weight>1, it must be labelled with the corresponding weight. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 23 Description. For a generalized Petri Net, R=<P,T,a,b a,b>, txt, pxp; the following sets are defined: Set of input places ot t: t={ pxp / a(p,t)>0 }; Set of output places of t: t ={ pxp / b(t,p)>0 }; Set of input transitions of p: p={ txt / a(p,t)>0 }; Set of output transitions of p: p ={ txt / b(t,p)>0 }; Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 24 12

13 Description. Example: t1={pa,pb}; t1 ={pc,pd}; ph={t4,t8}; ph ={t6,t7}; Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 25 Description. Behavior Marking: the Marking M is a mapping P N that links an integer number (of Marks) to each Place. Marked Petri Net: A pair <R,M 0 >, where M 0 is the initial Marking. Enabled Transition: Transition t is enabled for the Marking M each input Place has, at least, a(p,t) marks. p X t, M(p) a(p,t) Evolution of Markings: the firing of an enabled Transition implies the removal of a(p,t) Marks from each Place p X t and the addition of b(t,p) Marks to each place p Xt. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 26 13

14 Description. Markings evolution. Examples Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 27 Description. Properties (Deadlocks) Live Transition: (for a given initial Marking M 0 ). If, for all marking M reachable from M 0, there is a marking, successor of M, from which the Transition can be fired. Live Petri Net: (for a given initial Marking M 0 ), if all its transitions are live for that Marking. Bounded Petri Net: (for a given initial Marking M 0 ). There is a constant k>0 such that any marking reachable from M 0 is such that no place has more than k Marks. Binary Petri Net: (for a given initial Marking M 0 ). If any Marking reachable from M 0 is such that no place has more than 1 Mark. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 28 14

15 Description. Properties. Example Is this a Live Petri net? Is this a Binary Petri Net? Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 29 Description. Properties. Live is too hard a property. Liveness levels. L(M 0 )=set of possible firing sequences from M 0. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 30 15

16 Description. Properties. Marking Related Properties Conformed Petri Net: If it is Live and Binary Conflicting Transitions: some simultaneously enabled transitions are in conflict if they are descendants from the same Place and this does not have enough number of Marks to fire them simultaneously. A conflict is made effective if the events associated to the transitions are verified simultaneously. An effective conflict corresponds to ambivalences in the description. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 31 Description. Properties. Example. Conformed Not Binary Are there conflicting transitions? And in the previous PN? Where? Not Live Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 32 16

17 Description. Matrix representation. A PN may be represented by means of two matrices. Assuming P =n and T =m, then we define Pre-incidence matrix C - =[C ij - ] n*m with C ij - =a(p i,t j ) Post-incidence matrix C + =[C ij + ] n*m with C ij + =b(t j, p i ) Ordinary PN: The one whose incidence functions values are 0 or 1. a(p i,t j ) X{0,1}, b(t j, p i ) X{0,1}, txt, pxp Pure PN: the one where no place is simultaneoulsy input and output place of the same transition. a(p i,t j ) b(t j, p i )=0 for all (i,j) The matrix representation of a PN may be simplified by using a unique incidence matrix C=C + - C - Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 33 Description. Matrix representation. Matrix representation of an ordinary pure PN Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 34 17

18 Matrix representation. Marking & Evolution The marking vector of an ordinary and pure PN is a column vector of P =n elements in the form M(p i ), where each element represents the number of existing marks in each place. Therefore, in the last example M 0 T =( ) Marking evolution rule: if transition t is enabled by the Marking M i and t is fired, the new parking M j for each place, p is evaluated as M j (p)=m i (p)+b(t,p)-a(p,t) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 35 Matrix representation. Firing sequences A firing sequence (s) from a marking M 0 is represented by the sequence of transitions such that the firing of each of them leads to a marking that guarantees the enablement of the next transition in the sequence M 0 t1 M 0 t2 M 0 t3 tr M q M 0 s M q In the last example, the sequence of firings s=t 8 t 6 t 1 t 3 t 2 t 4 t 6 is applicable M 0 T =( ) s 1 M 7 T =( ) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 36 18

19 Matrix representation. Firing sequences Characteristic vector associated to a sequence of firings: the vector sxn m whose i-th element is the number of times that transition t has been fired in the sequence. For instance, the characteristic vector associated to the sequence s=t 8 t 6 t 1 t 3 t 2 t 4 t 6 would be s 8T =( ) A Marking M is reachable from an initial marking M 0 there exists a sequence of firings applicable from M 0 that transforms M 0 into M. ls/ M 0 -s- M Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 37 Matrix representation. State equation Let be C the pre-incidence matrix of a pure and marked Petri Net. From the definition of C and the marking evolution rule the following Petri net state equation is derived. M k = M k-1 +C*U k = M 0 +C*s, if M 0 -s- M Where M k marking after the k- th firing M k-1 marking after the (k- 1)- th firing U k = vector with all zero elements except the i- th, if t i fires at instant k Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 38 19

20 Interpretation We have previously seen a Petri Net (generalized) as a mathematical structure, a marking and some evolution rules (dynamical properties). Un order for a PN to represent a real-world system, it is necessary to associate it with an interpretation which is defined as Physical meaning of firing conditions Actions generated by the evolution of the marking The internal state of a PN will be always given by the marking. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 39 Interpretation Interpreted : In order to give interpretation to a Petri Net it is necessary to define the following elements Set of inputs: X={x1,x2, xe} Set of outputs: Y={y1,y2, ys} Set of impulse outputs: Z={z1,z2, zq} Some other useful definitions External Condition (Ci): a combinational logic function of the input (and output) variables of the system. Event (Ei): a change in the logic state of an external condition. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 40 20

21 Interpretation Interpreted : Two types of interpretation Actions generated associated to places. Actions generated associated to transitions. As a general rule Transitions: Events, external conditions, impulse outputs Places: Level outputs If the activation of an output is linked to external conditions, it is said to be a conditioned output. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 41 Interpretation An interpreted PN: A marked PN An application T->E (events) An application T->C (external conditions) An aplication T->Z (impulse outputs) An application P*C->Y (level outputs) Three rules of marking evolution in interpreted 1. Firing of enabled transition ti: iff Ci&Ei. 2. When a transition is fired, all its associated impulse outputs are generated. 3. If a place p is marked and the associated external conditions are satisfied, all level outputs are activated. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 42 21

22 Lesson 2 Functional modelling of concurrent systems Table of contents: Concurrency. Shared resources and mutual exclusion Task Synchronization Classical modelling examples Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 43 Typical configurations Places: A place with several input/output arcs is called OR-node. There are two particular cases of OR-nodes: Selection: 1 input arc and several output arcs Attribution: several input arcs and 1 output arcs Transitions: A transition with several input/output arcs is called AND-node. There are two particular cases of AND-nodes: Distribution: 1 input arc and several output arcs Junction: several input arcs and 1 output arcs General OR-node Selection Attribution General AND-node Distribution Junction Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 44 22

23 Typical configurations OR-node: when one of the 3 transitions is fired (either 1st, or 2st or 3rd) the corresponding output place is selected. OR-node: when one of the 3 transitions is fired (either 1st, or 2st or 3rd) the output place is granted (attributed) the right to execute. AND-node: when the transition is fired, the execution (mark) is distributed between one place AND another AND another AND-node: when the transition is fired, the execution threads join together in a unique output place. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 45 Typical scenarios: Timing in Assume the system must stay in a specific place for a fixed time interval. An external Timer will be used. The timer starts when the place is activated (when its input transition is fired) The same timer may be associated to several transitions (if they are not conflicting) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 46 23

24 Typical scenarios: Counting in Assume that the system must stay in a specific state until a certain number of events of one type have occurred. Automatismos. 5º Ing. Telecom. Slide 47 Fabio Gómez-Estern Modelling examples: moving carts Three carts Two carts Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 48 24

25 Modelling examples: simultaneous actions 2 simultaneous actions 2 simultaneous actions with subactions Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 49 Advantages and comparison of tools Clear advantages in concurrent systems Descriptions are less complex. In the moving carts example, the number of places is 4N vs. 2 N+1-1 states for the reduced state graphs (for N=10, 40 places vs states). This is due to the fact that the state is determined by the marking. It is much simpler to introduce local variations. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 50 25

26 Modelling of complex systems - Concurrency Concurrency refers to the simultaneous execution of processes, making it harder to visualize the concept of state. In, concurrency is modelled by means of transitions with more output places than input places (distribution), thus increasing the total number of marked places. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 51 Modelling of complex systems Mutual exclusion Mutual exclusion refers to resources that can only be used by a single process or a limited number of them. In, mutual exclusion is modelled by means of places with more output transitions than input transitions (selection). Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 52 26

27 Modelling of complex systems Synchronization Synchronization refers to the need for coordinating the endings of a set of processes. In, synchronization is modelled by means of transitions with several input places (distribution). They may represent task endings (junction) or synchronization points (wait points before a start). Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 53 Modelling of complex systems Alternating tasks Two processes (each modelled as Petri subnet) could alternate without any need for a common resource, and it can occur between more than two processes. For example, an alternating behavior is desired between Process A, B and C. Sequence: A- >B- >C- >A- >B- >C Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 54 27

28 Modelling of complex systems Modularity A set of sequences represented by a Petri subnet may be reused at several points of a network, by simply considering that the return point of the sequence must be remembered. Moreover, the function call will not be executed while the module is running. With this tool, modularity is gained, and smaller size designs are achieved Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 55 Modelling of complex systems Modularity Repeated sequence Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 56 28

29 Modelling of complex systems Modularity Repeated sequence Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 57 Modelling of complex systems Examples Shared resource between two carts A: Must wait in Ea until common tregion is free. Wait time in D Ta: 100s Same as A but with priority and Tb=50s Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 58 29

30 Modelling of complex systems Examples Shared resource between two carts COMMENTS 1) Initial condition: two carts at rest in Ca and Cb. 2) The central place models the access to the shared resource and it represents its idle state. 3) The output transitions of the resource are in conflict if they request it simultaneously. In order to solve the ambiguity, priority is given to cart B. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 59 Modelling of complex systems Examples Producer-consumer problem Producer Automatismos. 5º Ing. Telecom. Consumer Fabio Gómez-Estern Slide 60 30

31 Modelling of complex systems Examples Alternating sequences Surface treatment via immersion 2 treatment tanks (double time) 2 subcicles with operator acknowledgement Load Ungrease Treatment Vashing Unload Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 61 Modelling of complex systems Examples Alternating sequences Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 62 31

32 Modelling of complex systems Examples Readers and writers Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 63 Modelling of complex systems Examples Philosophers dinner Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 64 32

33 AWL Programming in S7-300 TIMERS AND COUNTERS Timers: Elements capable of adopting a sequence of states in time. They are fired through the evaluation of a condition (raising edge) Each CPU model has a determined quantity of timers There exist hardware timer modules Timers programming: initial setup Fixed Setup: L S5T#4S200MS H:HOURS, M:MINUTES, S:SECONDS, MS:MILLISECONSDS Variable setup (e.g. 4.2s): L MW 120 At address 120: Base time: 00:0.01s; 01:0.1s; 11:10s BCD value Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 65 AWL Programming in S7-300 TIMERS AND COUNTERS Timer types: SI: Impulse U E0.1 L S5T#42S500MS SI T1 Usage: on raising edge of E0.1. T1 takes value 1 for 42,5 seconds as long as E0.1 remains at 1 SV: Extended Impulse U E3.0 L S5T#125S SV T3 Usage: on raising edge of E3.0. T3 takes value 1 for 125s, independent of E0.3. Moreover, it can be fired again (raising edge of E3.0 restarts countdown) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 66 33

34 AWL Programming in S7-300 TIMERS AND COUNTERS Timer types: SE: Connection delay U E3.5 L S5T#700MS SE T2 Usage: on raising edge of E3.5, T2 takes value 1 AFTER 0.7 seconds, as long as E3.5 remains at 1, and it will remain there until E3.5 goes back to 0 SA: Disconnection delay U E3.4 L S5T#8S SA T3 Usage: on raising edge of E3.4, T2 takes value 1. When E3.4 returns to 0, T2 will be zero AFTER 8s. May be refired. Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 67 AWL Programming in S7-300 TIMERS AND COUNTERS Counters: Elements capable of storing, increasing a decreasing an integer value. Its initial setup, increase or decrease are fired through the evaluation of a logical condition (raising edge) Each CPU model has a determined quantity of counters There exist hardware counter modules Initialization: Fixed Setup: L C#37 Variable setup (e.g. 153) L MW 160 At address 160: BCD value Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 68 34

35 AWL Programming in S7-300 TIMERS AND COUNTERS Counter operations: S: Initialize ZR: Decrease ZV: increase =: Query Usage: On raising edge of 3.0, Z1 takes value 1,. A raising edge of E3.1 increases by 1 the value of Z1. On falling edge of E3.2, it is decreased by 1. A4.0 is 1 if Z1 is nonzero U E 3.0 L C#21 S Z 1 U E 3.1 ZV Z 1 UN E 3.2 ZR Z 1 U Z 1 = A 4.0 Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 69 AWL Programming in S7-300 TRANSFER OPERATIONS Accumulators ACU1 (32 bits). Stores results ACU2 (32 bits) Overflow bit: OV L: Loads the contents of a byte, word or double word into ACU1. Old contents of ACU1 move to ACU2. L EB 7 PAE byte 7 to lower byte of ACU1 L EW 7 PAE bytes 7-8 to lower w. ACU1 L -312 Bipolar constant 16bits L 2# bits binary constant L W#16#FFFF 16bits HEX constant L -1.3e+3 Floating point Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 70 35

36 AWL Programming in S7-300 TRANSFER & LOGICAL OPERATIONS T: Transfers the contents of ACU1 to a byte, word or double word of memory. ACU2 remains unchanged. T AB 8 T AW 8 T MW 5 T MD 10 Logical operations(the result is soterd in ACU1) UW logical AND between ACU1 and ACU2 (16 lower bits) OW logical OR between ACU1 and ACU2 (16 lower bits) XOW logical XOR between ACU1 and ACU2 (16 lower bits) Example L EW 90 ( ) L W#16#F0A9 UW Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 71 AWL Programming in S7-300 ARITHMETIC OPERATIONS +I -I *I /I ACU1=ACU1+ACU2 (16bits) ACU1=ACU2-ACU1 (16bits) ACU1=ACU1*ACU2 (16bits) ACU1=ACU1*ACU2 (16bits) (In case of overflow, OV is activated) ==I <>I >I >=I <=I ACU2>ACU1? ACU2>=ACU1? ACU2<=ACU1? L EW ACU2-L L Z ACU1-L <I =A 1.2 (A1.2=0) Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 72 36

37 AWL Programming in S7-300 FLANK EVALUATION POSITIVE (FP) OR NEGATIVE (FN) REQUIRES A MEMORY MARK Positive flank (Raising edge) U E1.0 U E1.3 FP M1.0 =A4.0 Negative flank (falling edge) U E2.1 O M2.0 FN M1.1 =A4.1 Automatismos. 5º Ing. Telecom. Fabio Gómez-Estern Slide 73 37

Petri Nets ee249 Fall 2000

Petri Nets ee249 Fall 2000 Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow

More information

EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata. Chang-Ching Wu 10/9/2007

EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata. Chang-Ching Wu 10/9/2007 EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata Chang-Ching Wu 10/9/2007 What are Petri Nets A graphical & modeling tool. Describe systems that are concurrent, asynchronous,

More information

Stochastic Petri nets

Stochastic Petri nets Stochastic Petri nets 1 Stochastic Petri nets Markov Chain grows very fast with the dimension of the system Petri nets: High-level specification formalism Markovian Stochastic Petri nets adding temporal

More information

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04

Outline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04 Outline Petri nets Introduction Examples Properties Analysis techniques 1 Petri Nets (PNs) Model introduced by C.A. Petri in 1962 Ph.D. Thesis: Communication with Automata Applications: distributed computing,

More information

Sequential Function Chart

Sequential Function Chart Production Systems Control Automation Engineering 2011-2012 Sequential Function Chart Prof. Luca Ferrarini Eng. Giancarlo Mantovani Politecnico di Milano Dipartimento di Elettronica e Informazione Index

More information

DISCRETE-event dynamic systems (DEDS) are dynamic

DISCRETE-event dynamic systems (DEDS) are dynamic IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, VOL. 7, NO. 2, MARCH 1999 175 The Supervised Control of Discrete-Event Dynamic Systems François Charbonnier, Hassane Alla, and René David Abstract The supervisory

More information

HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM. Janetta Culita, Simona Caramihai, Calin Munteanu

HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM. Janetta Culita, Simona Caramihai, Calin Munteanu HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM Janetta Culita, Simona Caramihai, Calin Munteanu Politehnica University of Bucharest Dept. of Automatic Control and Computer Science E-mail: jculita@yahoo.com,

More information

Ripple Counters. Lecture 30 1

Ripple Counters. Lecture 30 1 Ripple Counters A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter. The input pulses may be clock pulses, or they may originate from some

More information

Timo Latvala. January 28, 2004

Timo Latvala. January 28, 2004 Reactive Systems: Kripke Structures and Automata Timo Latvala January 28, 2004 Reactive Systems: Kripke Structures and Automata 3-1 Properties of systems invariants: the system never reaches a bad state

More information

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN

The UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe

More information

Modeling Hybrid Systems with Petri Nets

Modeling Hybrid Systems with Petri Nets Modeling Hybrid Systems with Petri Nets Debjyoti Bera, Kees van Hee and Henk Nijmeijer Abstract The behavior of a hybrid system is a mixture of continuous behavior and discrete event behavior. The Simulink/Stateflow

More information

Modular Petri Net Processor for Embedded Systems

Modular Petri Net Processor for Embedded Systems Modular Petri Net Processor for Embedded Systems Orlando Micolini 1, Emiliano N. Daniele, Luis O. Ventre Laboratorio de Arquitectura de Computadoras (LAC) FCEFyN Universidad Nacional de Córdoba orlando.micolini@unc.edu.ar,

More information

Petri Nets ~------~ R-ES-O---N-A-N-C-E-I--se-p-te-m--be-r Applications.

Petri Nets ~------~ R-ES-O---N-A-N-C-E-I--se-p-te-m--be-r Applications. Petri Nets 2. Applications Y Narahari Y Narahari is currently an Associate Professor of Computer Science and Automation at the Indian Institute of Science, Bangalore. His research interests are broadly

More information

UNIT:2. Process Management

UNIT:2. Process Management 1 UNIT:2 Process Management SYLLABUS 2.1 Process and Process management i. Process model overview ii. Programmers view of process iii. Process states 2.2 Process and Processor Scheduling i Scheduling Criteria

More information

CHAPTER 5 GENERATING TEST SCENARIOS AND TEST CASES FROM AN EVENT-FLOW MODEL

CHAPTER 5 GENERATING TEST SCENARIOS AND TEST CASES FROM AN EVENT-FLOW MODEL CHAPTER 5 GENERATING TEST SCENARIOS AND TEST CASES FROM AN EVENT-FLOW MODEL 5.1 INTRODUCTION The survey presented in Chapter 1 has shown that Model based testing approach for automatic generation of test

More information

Petri Nets. Robert A. McGuigan, Department of Mathematics, Westfield State

Petri Nets. Robert A. McGuigan, Department of Mathematics, Westfield State 24 Petri Nets Author: College. Robert A. McGuigan, Department of Mathematics, Westfield State Prerequisites: The prerequisites for this chapter are graphs and digraphs. See Sections 9.1, 9.2, and 10.1

More information

WEEK 5 - APPLICATION OF PETRI NETS. 4.4 Producers-consumers problem with priority

WEEK 5 - APPLICATION OF PETRI NETS. 4.4 Producers-consumers problem with priority 4.4 Producers-consumers problem with priority The net shown in Fig. 27 represents a producers-consumers system with priority, i.e., consumer A has priority over consumer B in the sense that A can consume

More information

Module 4: Stochastic Activity Networks

Module 4: Stochastic Activity Networks Module 4: Stochastic Activity Networks Module 4, Slide 1 Stochastic Petri nets Session Outline Places, tokens, input / output arcs, transitions Readers / Writers example Stochastic activity networks Input

More information

Petri Nets: Properties, Applications, and Variations. Matthew O'Brien University of Pittsburgh

Petri Nets: Properties, Applications, and Variations. Matthew O'Brien University of Pittsburgh Petri Nets: Properties, Applications, and Variations Matthew O'Brien University of Pittsburgh Introduction A Petri Net is a graphical and mathematical modeling tool used to describe and study information

More information

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph:

Petri Nets. Petri Nets. Petri Net Example. Systems are specified as a directed bipartite graph. The two kinds of nodes in the graph: System Design&Methodologies Fö - 1 System Design&Methodologies Fö - 2 Petri Nets 1. Basic Petri Net Model 2. Properties and Analysis of Petri Nets 3. Extended Petri Net Models Petri Nets Systems are specified

More information

Model checking pushdown systems

Model checking pushdown systems Model checking pushdown systems R. Ramanujam Institute of Mathematical Sciences, Chennai jam@imsc.res.in Update Meeting, IIT-Guwahati, 4 July 2006 p. 1 Sources of unboundedness Data manipulation: integers,

More information

CMPSCI 521/621 HW6 Solutions

CMPSCI 521/621 HW6 Solutions CMPSCI 521/621 HW6 Solutions Problem 1 (based on Xiang Zhao s solution). The node labels are an ordered pair that indicates the location of the program counter in the two different tasks. The first element

More information

Discrete-event simulation

Discrete-event simulation 1 SYSTEM MODELING AND SIMULATION UNIT-2 VIK UNIT 2 GENERAL PRINCIPLES, SIMULATION SOFTWARE: Concepts in Discrete-Event Simulation: The Event-Scheduling / Time-Advance Algorithm, World Views, Manual simulation

More information

The Montana Toolset: OSATE Plugins for Analysis and Code Generation

The Montana Toolset: OSATE Plugins for Analysis and Code Generation Fremont Associates Process Project QA The Montana Toolset: OSATE Plugins for Analysis and Code Generation Oleg Sokolsky University of Pennsylvania AADL Workshop 005 Paris, France October 17-18, 18, 005

More information

COMPUTER SIMULATION OF COMPLEX SYSTEMS USING AUTOMATA NETWORKS K. Ming Leung

COMPUTER SIMULATION OF COMPLEX SYSTEMS USING AUTOMATA NETWORKS K. Ming Leung POLYTECHNIC UNIVERSITY Department of Computer and Information Science COMPUTER SIMULATION OF COMPLEX SYSTEMS USING AUTOMATA NETWORKS K. Ming Leung Abstract: Computer simulation of the dynamics of complex

More information

Theory of Computation Prof. Raghunath Tewari Department of Computer Science and Engineering Indian Institute of Technology, Kanpur

Theory of Computation Prof. Raghunath Tewari Department of Computer Science and Engineering Indian Institute of Technology, Kanpur Theory of Computation Prof. Raghunath Tewari Department of Computer Science and Engineering Indian Institute of Technology, Kanpur Lecture 01 Introduction to Finite Automata Welcome everybody. This is

More information

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital

COMPUTER ARCHITECTURE AND ORGANIZATION Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital Register Transfer and Micro-operations 1. Introduction A digital system is an interconnection of digital hardware modules that accomplish a specific information-processing task. Digital systems vary in

More information

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software

More information

2. Introduction to Software for Embedded Systems

2. Introduction to Software for Embedded Systems 2. Introduction to Software for Embedded Systems Lothar Thiele ETH Zurich, Switzerland 2-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems

More information

Interprocess Communication By: Kaushik Vaghani

Interprocess Communication By: Kaushik Vaghani Interprocess Communication By: Kaushik Vaghani Background Race Condition: A situation where several processes access and manipulate the same data concurrently and the outcome of execution depends on the

More information

A Schedulability-Preserving Transformation Scheme from Boolean- Controlled Dataflow Networks to Petri Nets

A Schedulability-Preserving Transformation Scheme from Boolean- Controlled Dataflow Networks to Petri Nets Schedulability-Preserving ransformation Scheme from oolean- ontrolled Dataflow Networks to Petri Nets ong Liu Edward. Lee University of alifornia at erkeley erkeley,, 94720, US {congliu,eal}@eecs. berkeley.edu

More information

Combinational and sequential systems. Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA

Combinational and sequential systems. Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA Combinational and sequential systems Prof. Cesar de Prada Dpt. of Systems Engineering and Automatic Control UVA prada@autom.uva.es 1 Outline Discrete events systems Combinational logic Sequential systems

More information

Process Synchronization. Mehdi Kargahi School of ECE University of Tehran Spring 2008

Process Synchronization. Mehdi Kargahi School of ECE University of Tehran Spring 2008 Process Synchronization Mehdi Kargahi School of ECE University of Tehran Spring 2008 Producer-Consumer (Bounded Buffer) Producer Consumer Race Condition Producer Consumer Critical Sections Structure of

More information

Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2

Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2 Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2 Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Website is up

More information

Ravi K. Gedela, Sol M. Shatz and Haiping Xu Concurrent Software Systems Lab The University of Illinois at Chicago Chicago, IL USA

Ravi K. Gedela, Sol M. Shatz and Haiping Xu Concurrent Software Systems Lab The University of Illinois at Chicago Chicago, IL USA Compositional Petri Net Models of Advanced Tasking in Ada-95 1 Ravi K. Gedela, Sol M. Shatz and Haiping Xu Concurrent Software Systems Lab The University of Illinois at Chicago Chicago, IL 60607 USA Abstract

More information

Concurrency: Deadlock and Starvation. Chapter 6

Concurrency: Deadlock and Starvation. Chapter 6 Concurrency: Deadlock and Starvation Chapter 6 Deadlock Permanent blocking of a set of processes that either compete for system resources or communicate with each other Involve conflicting needs for resources

More information

Modelling of a Sequential Low-level Language Program Using Petri Nets

Modelling of a Sequential Low-level Language Program Using Petri Nets Innovative Systems Design and Engineering ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 2, No 5, 2011 www.iiste.org Modelling of a Sequential Low-level Language Program Using Petri Nets Ganiyu Rafiu

More information

From Task Graphs to Petri Nets

From Task Graphs to Petri Nets From Task Graphs to Petri Nets Anthony Spiteri Staines Department of Computer Inf. Systems, Faculty of ICT, University of Malta Abstract This paper describes the similarities between task graphs and Petri

More information

Process Synchronization: Semaphores. CSSE 332 Operating Systems Rose-Hulman Institute of Technology

Process Synchronization: Semaphores. CSSE 332 Operating Systems Rose-Hulman Institute of Technology Process Synchronization: Semaphores CSSE 332 Operating Systems Rose-Hulman Institute of Technology Critical-section problem solution 1. Mutual Exclusion - If process Pi is executing in its critical section,

More information

An Approach for Ensuring Security and its Verification

An Approach for Ensuring Security and its Verification An Approach for Ensuring Security and its Verification Suparna Karmakar Department of Information Technology Guru Nanak Institute of Technology Sodepur, Kolkata, West Bengal, India E-mail - karmakarsuparna27@gmail.com

More information

Introduction to Computers and Programming. Numeric Values

Introduction to Computers and Programming. Numeric Values Introduction to Computers and Programming Prof. I. K. Lundqvist Lecture 5 Reading: B pp. 47-71 Sept 1 003 Numeric Values Storing the value of 5 10 using ASCII: 00110010 00110101 Binary notation: 00000000

More information

The Slide does not contain all the information and cannot be treated as a study material for Operating System. Please refer the text book for exams.

The Slide does not contain all the information and cannot be treated as a study material for Operating System. Please refer the text book for exams. The Slide does not contain all the information and cannot be treated as a study material for Operating System. Please refer the text book for exams. System Model Deadlock Characterization Methods of handling

More information

CSC Operating Systems Spring Lecture - XII Midterm Review. Tevfik Ko!ar. Louisiana State University. March 4 th, 2008.

CSC Operating Systems Spring Lecture - XII Midterm Review. Tevfik Ko!ar. Louisiana State University. March 4 th, 2008. CSC 4103 - Operating Systems Spring 2008 Lecture - XII Midterm Review Tevfik Ko!ar Louisiana State University March 4 th, 2008 1 I/O Structure After I/O starts, control returns to user program only upon

More information

Deadlock. Concurrency: Deadlock and Starvation. Reusable Resources

Deadlock. Concurrency: Deadlock and Starvation. Reusable Resources Concurrency: Deadlock and Starvation Chapter 6 Deadlock Permanent blocking of a set of processes that either compete for system resources or communicate with each other No efficient solution Involve conflicting

More information

SIGNED AND UNSIGNED SYSTEMS

SIGNED AND UNSIGNED SYSTEMS EE 357 Unit 1 Fixed Point Systems and Arithmetic Learning Objectives Understand the size and systems used by the underlying HW when a variable is declared in a SW program Understand and be able to find

More information

MODERN automated manufacturing systems require. An Extended Event Graph With Negative Places and Tokens for Time Window Constraints

MODERN automated manufacturing systems require. An Extended Event Graph With Negative Places and Tokens for Time Window Constraints IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 2, NO. 4, OCTOBER 2005 319 An Extended Event Graph With Negative Places and Tokens for Time Window Constraints Tae-Eog Lee and Seong-Ho Park

More information

(+A) + ( B) + (A B) (B A) + (A B) ( A) + (+ B) (A B) + (B A) + (A B) (+ A) (+ B) + (A - B) (B A) + (A B) ( A) ( B) (A B) + (B A) + (A B)

(+A) + ( B) + (A B) (B A) + (A B) ( A) + (+ B) (A B) + (B A) + (A B) (+ A) (+ B) + (A - B) (B A) + (A B) ( A) ( B) (A B) + (B A) + (A B) COMPUTER ARITHMETIC 1. Addition and Subtraction of Unsigned Numbers The direct method of subtraction taught in elementary schools uses the borrowconcept. In this method we borrow a 1 from a higher significant

More information

Ch 9 Discrete Control Using PLCs and PCs

Ch 9 Discrete Control Using PLCs and PCs Ch 9 Discrete Control Using PLCs and PCs Sections: 1. Discrete Process Control 2. Ladder Logic Diagrams 3. Programmable Logic Controllers 4. Personal Computers Using Soft Logic Discrete Process Control

More information

Resource Allocation. Pradipta De

Resource Allocation. Pradipta De Resource Allocation Pradipta De pradipta.de@sunykorea.ac.kr Outline Dining Philosophers Problem Drinking Philosophers Problem Dining Philosophers Problem f(5) 5 f(1) Each philosopher goes through, Think

More information

An Algorithm to Compute a Basis of Petri Net Invariants

An Algorithm to Compute a Basis of Petri Net Invariants An Algorithm to Compute a Basis of Petri Net Invariants S. Cayir and M. Ucer Electronics and Communication Department, Istanbul Technical University, Istanbul, Turkey cayirs@itu.edu.tr and murvet@ehb.itu.edu.tr

More information

Verification in Loosely Synchronous Queue-Connected Discrete Timed Automata

Verification in Loosely Synchronous Queue-Connected Discrete Timed Automata Verification in Loosely Synchronous Queue-Connected Discrete Timed Automata Oscar H. Ibarra, Zhe Dang and Pierluigi San Pietro Department of Computer Science University of California, Santa Barbara, CA

More information

1 Finite Representations of Languages

1 Finite Representations of Languages 1 Finite Representations of Languages Languages may be infinite sets of strings. We need a finite notation for them. There are at least four ways to do this: 1. Language generators. The language can be

More information

Solutions to Homework 10

Solutions to Homework 10 CS/Math 240: Intro to Discrete Math 5/3/20 Instructor: Dieter van Melkebeek Solutions to Homework 0 Problem There were five different languages in Problem 4 of Homework 9. The Language D 0 Recall that

More information

Specifications and Modeling

Specifications and Modeling 12 Specifications and Modeling Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 17 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Hypothetical design

More information

EE 3170 Microcontroller Applications

EE 3170 Microcontroller Applications EE 3170 Microcontroller Applications Lecture 4 : Processors, Computers, and Controllers - 1.2 (reading assignment), 1.3-1.5 Based on slides for ECE3170 by Profs. Kieckhafer, Davis, Tan, and Cischke Outline

More information

Discrete Mathematics. Kruskal, order, sorting, induction

Discrete Mathematics.   Kruskal, order, sorting, induction Discrete Mathematics wwwmifvult/~algis Kruskal, order, sorting, induction Kruskal algorithm Kruskal s Algorithm for Minimal Spanning Trees The algorithm constructs a minimal spanning tree as follows: Starting

More information

T Reactive Systems: Kripke Structures and Automata

T Reactive Systems: Kripke Structures and Automata Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Kripke Structures and Automata Spring 2005, Lecture 3 January 31, 2005 Tik-79.186 Reactive Systems 2 Properties of systems invariants: the system

More information

ON-LINE QUALITATIVE MODEL-BASED DIAGNOSIS OF TECHNOLOGICAL SYSTEMS USING COLORED PETRI NETS

ON-LINE QUALITATIVE MODEL-BASED DIAGNOSIS OF TECHNOLOGICAL SYSTEMS USING COLORED PETRI NETS ON-LINE QUALITATIVE MODEL-BASED DIAGNOSIS OF TECHNOLOGICAL SYSTEMS USING COLORED PETRI NETS Adrien Leitold 1 Miklós Gerzson 2 Anna I. Pózna 2 and Katalin M. Hangos 2,3 1 Department of Mathematics 3 Process

More information

APETRI net (PN) (cf. [1] [3]) is said to be live if it is possible

APETRI net (PN) (cf. [1] [3]) is said to be live if it is possible IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL 57, NO 2, FEBRUARY 2012 435 On the Existence of Supervisory Policies That Enforce Liveness in Partially Controlled Free-Choice Petri Nets R S Sreenivas, Senior

More information

EE292: Fundamentals of ECE

EE292: Fundamentals of ECE EE292: Fundamentals of ECE Fall 2012 TTh 10:00-11:15 SEB 1242 Lecture 22 121115 http://www.ee.unlv.edu/~b1morris/ee292/ 2 Outline Review Binary Number Representation Binary Arithmetic Combinatorial Logic

More information

S7-400H Instruction List

S7-400H Instruction List 41-5H PN/DP, 414-5H PN/DP, 416-5H PN/DP, 417-5H PN/DP 03/01 A5E01359153-0 Copyright Siemens AG 01 All rights reserved The reproduction, transmission or use of this document or its contents is not permitted

More information

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR DLD UNIT III Combinational Circuits (CC), Analysis procedure, Design Procedure, Combinational circuit for different code converters and other problems, Binary Adder- Subtractor, Decimal Adder, Binary Multiplier,

More information

Monitoring Interfaces for Faults

Monitoring Interfaces for Faults Monitoring Interfaces for Faults Aleksandr Zaks RV 05 - Fifth Workshop on Runtime Verification Joint work with: Amir Pnueli, Lenore Zuck Motivation Motivation Consider two components interacting with each

More information

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation

Introduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,

More information

Introduction to Mathematical Programming IE406. Lecture 16. Dr. Ted Ralphs

Introduction to Mathematical Programming IE406. Lecture 16. Dr. Ted Ralphs Introduction to Mathematical Programming IE406 Lecture 16 Dr. Ted Ralphs IE406 Lecture 16 1 Reading for This Lecture Bertsimas 7.1-7.3 IE406 Lecture 16 2 Network Flow Problems Networks are used to model

More information

Main Points of the Computer Organization and System Software Module

Main Points of the Computer Organization and System Software Module Main Points of the Computer Organization and System Software Module You can find below the topics we have covered during the COSS module. Reading the relevant parts of the textbooks is essential for a

More information

IMPERATIVE PROGRAMS BEHAVIOR SIMULATION IN TERMS OF COMPOSITIONAL PETRI NETS

IMPERATIVE PROGRAMS BEHAVIOR SIMULATION IN TERMS OF COMPOSITIONAL PETRI NETS IMPERATIVE PROGRAMS BEHAVIOR SIMULATION IN TERMS OF COMPOSITIONAL PETRI NETS Leontyev Denis Vasilevich, Kharitonov Dmitry Ivanovich and Tarasov Georgiy Vitalievich ABSTRACT Institute of Automation and

More information

PETRI NET MODELLING OF CONCURRENCY CONTROL IN DISTRIBUTED DATABASE SYSTEM

PETRI NET MODELLING OF CONCURRENCY CONTROL IN DISTRIBUTED DATABASE SYSTEM PETRI NET MODELLING OF CONCURRENCY CONTROL IN DISTRIBUTED DATABASE SYSTEM Djoko Haryono, Jimmy Tirtawangsa, Bayu Erfianto Abstract- The life time of transaction is divided into two stages: executing stage

More information

OPERATING SYSTEMS. Deadlocks

OPERATING SYSTEMS. Deadlocks OPERATING SYSTEMS CS3502 Spring 2018 Deadlocks Chapter 7 Resource Allocation and Deallocation When a process needs resources, it will normally follow the sequence: 1. Request a number of instances of one

More information

Transaction in Distributed Databases

Transaction in Distributed Databases Transaction in Distributed Databases An Application view Example: Planning a conference trip / Budget:=1000; Trials:=1; ConfFee Go Select Conference Select Tutorials Compute Fee [Cost Budget] What ist

More information

The Instruction Set. Chapter 5

The Instruction Set. Chapter 5 The Instruction Set Architecture Level(ISA) Chapter 5 1 ISA Level The ISA level l is the interface between the compilers and the hardware. (ISA level code is what a compiler outputs) 2 Memory Models An

More information

Deadlock Prevention (cont d) Deadlock Prevention. Example: Wait-Die. Wait-Die

Deadlock Prevention (cont d) Deadlock Prevention. Example: Wait-Die. Wait-Die Deadlock Prevention Deadlock Prevention (cont d) 82 83 When there is a high level of lock contention and an increased likelihood of deadlocks Prevent deadlocks by giving each Xact a priority Assign priorities

More information

An Introduction to Modular Process Nets

An Introduction to Modular Process Nets An Introduction to Modular Process Nets Dietmar Wikarski 1 TR-96-019 April 1996 1. On leave from Fraunhofer Institute for Software Engineering and Systems Engineering (ISST) Berlin, Germany An Introduction

More information

Module 6: Process Synchronization

Module 6: Process Synchronization Module 6: Process Synchronization Background The Critical-Section Problem Synchronization Hardware Semaphores Classical Problems of Synchronization Critical Regions Monitors Synchronization in Solaris

More information

Inst: Chris Davison

Inst: Chris Davison ICS 153 Introduction to Computer Networks Inst: Chris Davison cbdaviso@uci.edu ICS 153 Data Link Layer Contents Simplex and Duplex Communication Frame Creation Flow Control Error Control Performance of

More information

Chapter 1. 1 Computer-Aided Logic Design. 1.1 Introduction. 1.2 General Philosophy of Problem Specification and Solution

Chapter 1. 1 Computer-Aided Logic Design. 1.1 Introduction. 1.2 General Philosophy of Problem Specification and Solution 1 Computer-Aided Logic Design 1.1 Introduction Hardware components of computers are physical models of logical reasoning. Procedures based on ligical disciplines of mathematics are used to design these

More information

Lecture 7 Deadlocks (chapter 7)

Lecture 7 Deadlocks (chapter 7) Bilkent University Department of Computer Engineering CS342 Operating Systems Lecture 7 Deadlocks (chapter 7) Dr. İbrahim Körpeoğlu http://www.cs.bilkent.edu.tr/~korpe 1 References The slides here are

More information

Reducing Clocks in Timed Automata while Preserving Bisimulation

Reducing Clocks in Timed Automata while Preserving Bisimulation Reducing Clocks in Timed Automata while Preserving Bisimulation Shibashis Guha Chinmay Narayan S. Arun-Kumar Indian Institute of Technology Delhi {shibashis, chinmay, sak}@cse.iitd.ac.in arxiv:1404.6613v2

More information

Chapter 4 Concepts from Geometry

Chapter 4 Concepts from Geometry Chapter 4 Concepts from Geometry An Introduction to Optimization Spring, 2014 Wei-Ta Chu 1 Line Segments The line segment between two points and in R n is the set of points on the straight line joining

More information

Interaction Testing! Chapter 15!!

Interaction Testing! Chapter 15!! Interaction Testing Chapter 15 Interaction faults and failures Subtle Difficult to detect with testing Usually seen after systems have been delivered In low probability threads Occur after a long time

More information

Technische Universiteit Eindhoven Department of Mathematics and Computer Science. Relationship between Simulink and Petri nets

Technische Universiteit Eindhoven Department of Mathematics and Computer Science. Relationship between Simulink and Petri nets Technische Universiteit Eindhoven Department of Mathematics and Computer Science Relationship between Simulink and Petri nets D. Bera, K.M. van Hee and H. Nijmeijer 14/06 ISSN 0926-4515 All rights reserved

More information

Operating System. Operating System Overview. Structure of a Computer System. Structure of a Computer System. Structure of a Computer System

Operating System. Operating System Overview. Structure of a Computer System. Structure of a Computer System. Structure of a Computer System Overview Chapter 1.5 1.9 A program that controls execution of applications The resource manager An interface between applications and hardware The extended machine 1 2 Structure of a Computer System Structure

More information

CHAPTER 6: PROCESS SYNCHRONIZATION

CHAPTER 6: PROCESS SYNCHRONIZATION CHAPTER 6: PROCESS SYNCHRONIZATION The slides do not contain all the information and cannot be treated as a study material for Operating System. Please refer the text book for exams. TOPICS Background

More information

Real Time & Embedded Systems. Final Exam - Review

Real Time & Embedded Systems. Final Exam - Review Real Time & Embedded Systems Final Exam - Review Final Exam Review Topics Finite State Machines RTOS Context switching Process states Mutex - purpose and application Blocking versus non-blocking Synchronous

More information

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Dataflow Lecture: SDF, Kahn Process Networks Stavros Tripakis University of California, Berkeley Stavros Tripakis: EECS

More information

Chapter 5 : Computer Arithmetic

Chapter 5 : Computer Arithmetic Chapter 5 Computer Arithmetic Integer Representation: (Fixedpoint representation): An eight bit word can be represented the numbers from zero to 255 including = 1 = 1 11111111 = 255 In general if an nbit

More information

Deadlock. Chapter Objectives

Deadlock. Chapter Objectives Deadlock This chapter will discuss the following concepts: The Deadlock Problem System Model Deadlock Characterization Methods for Handling Deadlocks Deadlock Prevention Deadlock Avoidance Deadlock Detection

More information

Lesson 22: Basic Graph Concepts

Lesson 22: Basic Graph Concepts Lesson 22: asic Graph oncepts msc 175 iscrete Mathematics 1. Introduction graph is a mathematical object that is used to model different relations between objects and processes: Linked list Flowchart of

More information

Discrete, Continuous, and Hybrid Petri Nets

Discrete, Continuous, and Hybrid Petri Nets Discrete, Continuous, and Hybrid Petri Nets Bearbeitet von René David, Hassane Alla 1. Auflage 2004. Buch. XXII, 570 S. Hardcover ISBN 978 3 540 22480 8 Format (B x L): 15,5 x 23,5 cm Gewicht: 2080 g Weitere

More information

Process Management And Synchronization

Process Management And Synchronization Process Management And Synchronization In a single processor multiprogramming system the processor switches between the various jobs until to finish the execution of all jobs. These jobs will share the

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis, Edward A. Lee UC Berkeley EECS 144/244 Fall 2014 Copyright 2014, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis

More information

CS 31: Introduction to Computer Systems. 03: Binary Arithmetic January 29

CS 31: Introduction to Computer Systems. 03: Binary Arithmetic January 29 CS 31: Introduction to Computer Systems 03: Binary Arithmetic January 29 WiCS! Swarthmore Women in Computer Science Slide 2 Today Binary Arithmetic Unsigned addition Subtraction Representation Signed magnitude

More information

PLC AUTOMATION SYSTEM LABORATORY. Manual

PLC AUTOMATION SYSTEM LABORATORY. Manual MRS AVN COLLEGE POLYTECHNIC VISAKHAPATNAM DEPARTMENT OF ELECTRICAL ELECTRONICS ENGINEERING PLC AUTOMATION SYSTEM LABORATORY Manual PLC Automation System Laboratory Lab 1 : Getting familiar with Step 7-

More information

Carnegie Mellon Univ. Dept. of Computer Science /615 - DB Applications. Last Class. Last Class. Faloutsos/Pavlo CMU /615

Carnegie Mellon Univ. Dept. of Computer Science /615 - DB Applications. Last Class. Last Class. Faloutsos/Pavlo CMU /615 Carnegie Mellon Univ. Dept. of Computer Science 15-415/615 - DB Applications C. Faloutsos A. Pavlo Lecture#21: Concurrency Control (R&G ch. 17) Last Class Introduction to Transactions ACID Concurrency

More information

Computational problems. Lecture 2: Combinatorial search and optimisation problems. Computational problems. Examples. Example

Computational problems. Lecture 2: Combinatorial search and optimisation problems. Computational problems. Examples. Example Lecture 2: Combinatorial search and optimisation problems Different types of computational problems Examples of computational problems Relationships between problems Computational properties of different

More information

Copyright 2007 Pearson Addison-Wesley. All rights reserved. A. Levitin Introduction to the Design & Analysis of Algorithms, 2 nd ed., Ch.

Copyright 2007 Pearson Addison-Wesley. All rights reserved. A. Levitin Introduction to the Design & Analysis of Algorithms, 2 nd ed., Ch. Iterative Improvement Algorithm design technique for solving optimization problems Start with a feasible solution Repeat the following step until no improvement can be found: change the current feasible

More information

CIS 1.5 Course Objectives. a. Understand the concept of a program (i.e., a computer following a series of instructions)

CIS 1.5 Course Objectives. a. Understand the concept of a program (i.e., a computer following a series of instructions) By the end of this course, students should CIS 1.5 Course Objectives a. Understand the concept of a program (i.e., a computer following a series of instructions) b. Understand the concept of a variable

More information

UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS

UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS UNIT - I: COMPUTER ARITHMETIC, REGISTER TRANSFER LANGUAGE & MICROOPERATIONS (09 periods) Computer Arithmetic: Data Representation, Fixed Point Representation, Floating Point Representation, Addition and

More information

Interaction Testing. Chapter 15

Interaction Testing. Chapter 15 Interaction Testing Chapter 15 Interaction faults and failures Subtle Difficult to detect with testing Usually seen after systems have been delivered In low probability threads Occur after a long time

More information

PN Matlab Toolbox 2.0

PN Matlab Toolbox 2.0 PN Matlab Toolbox. Martina Svadova, Zdenek Hanzalek Center for Applied Cybernetics, Czech Technical University Abstact. This paper introduces PN Matlab Toobox. further called PN Toolbox. PN Toolbox is

More information