Controller IP for a Low Cost FPGA Based USB Device Core
|
|
- Madlyn Bradley
- 6 years ago
- Views:
Transcription
1 National Conference on Emerging Trends in VLSI, Embedded and Communication Systems Controller IP for a Low Cost FPGA Based USB Device Core N.V. Indrasena and Anitta Thomas Abstract--- In this paper controller for a low cost FPGA based USB device core is described. During the last years, the well known USB standard became the basic communication module for digital systems, replacing the previous and traditional series and parallel communication interfaces. It provides many advantages. USB characteristics include low cost, easiness of use and simple construction. USB standard must be considered as something to be used in any kind of device requiring data communication with other systems or devices. FPGA become more powerful in terms of available reconfigurable hardware resources. A low cost USB device core mainly consists of two parts; the USB controller and the real world interface. Though the USB IP is designed be synthesizable onto an FPGA, it can easily be used to generate the hardware for an ASIC. This paper mainly concentrates on the USB controller. The USB controller IP is capable of carrying out low speed (1.5Mbps) USB transactions. T Keywords --- USB, FPGA, CRC, Endpoint, Transceiver I. INTRODUCTION HE well known USB standard became the basic communication module for digital systems, replacing the previous and traditional series and parallel communication interfaces. It provides many advantages. USB characteristics include low cost, easiness of use and simple construction. USB standard must be considered as something to be used in any kind of device requiring data communication with other systems or devices. The benefits of USB are autoconfiguration, low cost, expandability, hot-plugging and outstanding performance. It also provides power to the bus, enabling many peripherals to operate without the added need for an AC power adapter. USB is now the most used interface to connect devices like mouse, keyboards, PDAs, game-pads, joysticks, scanners, digital cameras, printers, personal media players and flash drives to personal computers. The developments in the electronics industry are aimed to make devices as small as possible and to get them to market quickly. So the designers focus on FPGAs rather than the traditional PCBs. Older connections like RS232 ports can only be connected to one device at a time. The USB standard was developed to overcome the shortcomings of older interfaces to peripheral devices for PCs. USB allows multiple devices to be attached to a single port enabling greater system flexibility. The standard makes interfacing to the PC extremely easy for the end user. This paper aims to develop a controller IP for low cost FPGA based USB device core. The USB controller is responsible for the correct transmission and reception of data through USB interface. It consists of a transmitter and a receiver. USB controller has error checking features built into it. It uses CRC logic for error checking [7]. The controller designed here is having 16 endpoints. It is possible to connect up to 127 devices. The USB controller IP is capable of carrying out low speed (1.5Mbps) USB transactions. Though the USB IP is designed be synthesizable onto an FPGA, it can easily be used to generate the hardware for an ASIC. II. USB DEVICE CORE The FPGA based USB device core mainly consists of a USB controller and a real world interface [1]. Fig 1 shows the schematics of the USB device core. The USB controller is responsible for the correct transmission and reception of data through USB interface. It consists of a transmitter and a receiver. USB controller has error checking features built into it. It uses CRC logic for error checking. The real world interface is used to connect the USB core to external world (say PC). This can be achieved using a Pico Blaze microcontroller which will be in charge of handling the upper level protocol and interfacing with the outside world. There are numerous commercial USB controller IPs and ICs available. The majority of USB controllers available are in the form of ICs. Controller IP has many advantages compared to controller ICs. Controller IP occupies less space on the FPGA or ASIC. It is easy to modify. The main goal of the paper was to develop a USB device controller IP in VHDL that is synthesizable on an FPGA. The simulation tool used here is ModelsimSE6.5. The development board used to test the IP contains a Xilinx SPARTAN XC3S50 FPGA. The low speed USB 1.1 standard was implemented. The data transfer rate of low speed USB is 1.5Mbps. N.V. Indrasena, Department of ECE, Viswajyothi College of Engineering & Technology, Vazhakulam, Kerala, India, Pin E- mail:indrasena123@gmail.com Anitta Thomas, Department of ECE, Viswajyothi College of Engineering & Technology, Vazhakulam, Kerala, India, Pin E- mail:anittathomas@rediffmail.com
2 National Conference on Emerging Trends in VLSI, Embedded and Communication Systems III. Fig 1: USB Core Schematics USB CONTROLLER - ARCHITECTURE The USB device controller IP provides an interface that can be used by a USB device to communicate with the USB host controller. Device designers who want to develop ASICs or FPGAs with USB capabilities do not have to use a separate chip if the controller is in the form of IP. The USB controller IP provides a series of endpoints that are used by the USB device to communicate through the controller. The USB Controller places no restrictions on the number of endpoints that it can handle. The number of endpoints is only limited by the device s driver and the device specific logic. Fig2 shows a general block diagram of how the controller is used [2]. The device specific logic can be an FPGA, microcontroller or any other device that is able to generate and read digital signals. The USB controller transmits data to and from endpoints for device specific logic. The device specific logic must let the controller know when it is ready to send data. The device driver will probe the USB controller regularly to see if valid data is in a specific endpoint. If there is data in the requested endpoint the USB controller will send its contents. The USB controller IP can be broken into three subsystems. The three major components of the system under design are the transmitter, receiver and controller. Transmitter and receiver form the data path of the USB controller. The controller is essentially a Mealy state machine. It keeps track of the different sections of a USB transaction. The first state of the USB controller is the start state. The next three states of the controller are used to receive the token packet from the host. The following four states break up the data packet or construct a data packet depending on whether the transaction is IN, OUT or SETUP. The final two states are used to either send or receive a token depending on the type of transaction. Fig 3 shows the block diagram of transmitter. The transmitter must undertake several tasks. It converts data from parallel to serial. This data will then have to be bit stuffed. The USB protocol requires a zero to be stuffed after every six consecutive ones. This is required so that there is a transition at least every six bits of the transmitter output. The stuffed binary data is eventually converted to NRZI encoding before being sent through the transceiver to the USB host. The transmitter is also responsible for forming data and handshake packets before sending them to the host. The transmitter is responsible for calculating the 16-bit CRC included in data packets sent to the host. Fig 2: Block Diagram of USB Controller Fig 3: Block Diagram Transmitter
3 National Conference on Emerging Trends in VLSI, Embedded and Communication Systems The receiver s function is the inverse of the transmitter. The receiver is more complicated than the transmitter and requires further functionality. The receiver has capabilities to calculate both 5-bit CRC and 16-bit CRC [7]. This is necessary since the receiver receives token packets, which contain a 5-bit CRC and data packets, which contain a 16-bit CRC. The transmitter compares the value it calculated with that received from the packets. If there is any inconsistency, retransmission is requested from the host. Block diagram of receiver [9] is shown in fig 4. Fig 4: Block Diagram Receiver Information generator generates the data packets to be transmitted by the transmitter. It converts the information from the device specific logic to the prescribed field formats that can be transmitted through the USB cable. The multiplexer of the transmitter is responsible for selecting what type of byte should be sent by the transmitter. The byte that should be sent is decided by the controller through the pid select port. Enable the receiver and then transmitter. When the clock arrives, the transmitter starts to send the packets. Initially it sends the synchronization sequence followed by the PID of the packet [6]. Then it sends the CRC value. After these three bytes, it starts to send the data bytes. In order to send the binary sequence, the parallel data is first converted to serial form using a shift register. The bit stuffing is done if needed. If six consecutive 1 s comes in a sequence, the transmitter inserts a zero with that sequence. This zero is the stuffed bit and it introduces a transition in the transmitted signal level. After bit stuffing, the data is encoded using an NRZI encoder [5]. In this encoding scheme, the bit 0 is represented by a transition in the signal level and no transition for bit 1. Then it is transmitted through the D+ line of USB cable. The transmitter also generates the 16bit CRC value. A DPLL module is used for synchronization [3]. Differential signalling is used to provide noise immunity [4]. Two lines (D + and D - ) are used for the transmission of the data. Depending upon the data to be transmitted, the differential lines change their voltage levels. IV. SIMULATION RESULTS The simulation code for USB controller was written in VHDL language. The VHDL code for the USB controller was divided into several modules. There are five modules and they are device transmitter, device receiver, transmit memory, receive memory and DPLL. Function of transmit memory is to store the data bytes to be transmitted. Here the memory stores 24 data bytes. In the transmitter section, different processes are written for the NRZI encoder, bit stuffing, parallel to serial conversion, byte counter, transmit state machine and CRC calculator. DPLL module is used to generate the USB clock to provide proper synchronization between transmitter and receiver. Receiver will detect the synchronization pattern and decode the PID. The NRZI encoded data is decoded to the original bit sequence and stuffed bits are removed. Then the serial data is grouped into bytes and stored in the receive memory. So receiver module performs NRZI decoding, stuffed bit removal, serial to parallel conversion and detection of error. CRC checks are used for error detection. All the modules are coded using VHDL. A test bench program was written to simulate the USB controller. ModelSim is a widely used logic simulation tool for verification and debugging of digital circuits. Here ModelSim6.5 simulator is used. Fig 5 shows the input data bytes in decimal form. When the transmit enable signal is applied, the differential data line (tx_dp) values changes according to the input bytes. Fig 5: Input Data in Decimal form and Transmitted Signal
4 National Conference on Emerging Trends in VLSI, Embedded and Communication Systems Fig 6 shows the received data bytes in decimal form. When buffer write signal goes high, the buffer data byte is written to the receive memory. The device utilization summary of the USB controller is given in fig 8. From the device utilization summary, it is clear that the USB controller utilizes a small percentage of the available resources. Logic Utilization Number of Slice Flip Flops Number of 4 input LUTs Total Number of 4 input LUTs Used Available Utilization % % % Fig 8: Device Utilization Summary Fig 6: Received Data in Decimal Form V. IMPLEMENTATION RESULTS The transmission of data packet was implemented using Spartan3 FPGA (XC3S50) [8]. Due to the lack of input switches, only the transmit enable, receive enable, reset and data bytes to be transmitted are given as the external inputs. The FPGA clock frequency is divided in order to implement the controller on FPGA. An input data indicator is provided using an LED to indicate when to input the external data bytes. Received data bytes are displayed using 8 LEDs. Synthesis converts the VHDL description into a set of primitives or components that can be assembled in the target FPGA. A synthesizer such as Xilinx Foundation series will have to be used in this process. Xilinx ISE8.1 is the synthesis tool used here. Implementation is done using Spartan3 FPGA. Fig 7 shows the inputs and outputs for the implementation. A clock divider is used to divide the clock signal from the FPGA. Receiver and transmitter are enabled. When the DATA_CLK_IND goes high, the system will fetch the input data byte. Four data bytes are transmitted. After the OUT_FLAG goes high, the output LEDs displays the received data bytes. After displaying four data bytes the RX_COMPLETE signal goes high. VI. CONCLUSION USB controller IP was developed which is in the form of synthesizable VHDL code. USB controller IP can be used by System on Chip designers to interface easily to the USB bus system. Due to the limited clock frequency of the FPGA development board, controller for low speed USB was implemented. Low speed USB has a maximum bandwidth of 1.5MHz. However a high speed USB compatible controller can easily be developed with minimal modification to this IP. The goal of the project to develop a USB Controller IP for FPGA designs was achieved. The simulation of the resulting system was done and verified the inputs and outputs. The transmission of data packets was implemented using Spartan3 FPGA. To complete the USB core modifications should be made to this IP. We must add the Pico Blaze microcontroller to interface this to the external world. Because of the limitations of the development board, the IP is low speed USB compatible. There is a minimal modification required to the IP to make the IP usable in high-speed USB 1.1 devices. To handle isochronous transfers, the IP should operate at high speeds. The only major modification that is required is that the IP must be able to detect start of frame packets and make sure they are received in numerical order. ACKNOWLEDGEMENT The authors would like to thank the staff members of Viswajyothi College of Engineering and Technology for their valuable guidance, help and support. Fig 7: Implementation Inputs and Outputs REFERENCES [1] Elio A.A, De Maria, Gho.E, Maidana C.E, A Low cost FPGA based USB device core, 4th Southern Conference on Programmable Logic, 2008, pp [2] Panchbudhe N.S, Prof.Shriramwar S.S, Jichkar G.A, FPGA Implementation of USB 2.0 receiver protocol, International Journal of Advances in Electronics Engineering, pp [3] Aweya, J, Digital phase-locked loop for frequency distribution over packet networks, 37th Annual Conference on IEEE Industrial Electronics Society, 2011, pp [4] Yeh, P, Wang A., Tseng, B.C, High speed data transmission common mode noise suppression - application to USB 2.0 and IEEE 1394,
5 National Conference on Emerging Trends in VLSI, Embedded and Communication Systems Proceedings of the 4th International Symposium on Electronic Materials and Packaging, 2002, pp [5] Sridhar K, Prasad S, Punitha L, Karunakaran S, EMI issues of universal serial bus and solutions, 8th International Conference on Electromagnetic Interference and Compatibility, 2003, pp [6] Don Anderson, Universal Serial Bus System Architecture, 2 nd edition, MindShare Inc [7] Universal Serial Bus Specification. September [8] Spartan 3 FPGA family datasheet.v.2.2. Product specification DS- 099.XilinxInc. May [9] Myilone Anandarajah, USB Controller IP for FPGA Designs, 2001 Indrasena N V was born in India. She took her B.Tech in Electronics and Communication Engineering from College of Engineering, Munnar (2004). She has done her M.Tech in VLSI and Embedded System at Viswajyothi College of Engineering & Technology, Muvattupuzha, during the year Her fields of interest include Linear Integrated Circuits and Digital System Design. Anitta Thomas was born in India. She took her B.Tech in Electronics and Communication from Mahatma Gandhi University College of Engineering, Thodupuzha(2004) and M.Tech from Model Engineering College, Thrikkakkara (2010).She is currently working as Assistant Professor in Viswajyothi College of Engineering and Technology, Muvattupuzha.
Universal Serial Bus Host Interface on an FPGA
Universal Serial Bus Host Interface on an FPGA Application Note For many years, designers have yearned for a general-purpose, high-performance serial communication protocol. The RS-232 and its derivatives
More informationSERIAL BUS COMMUNICATION PROTOCOLS USB
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-20: SERIAL BUS COMMUNICATION PROTOCOLS USB 1 USB Host Applications Connecting flash memory cards, pen-like memory devices, digital camera, printer,
More informationDesign and Implementation of Hamming Code on FPGA using Verilog
International Journal of Engineering and Advanced Technology (IJEAT) Design and Implementation of Hamming Code on FPGA using Verilog Ravi Hosamani, Ashwini S. Karne Abstract In mathematics, digital communication
More informationChapter 11: Input/Output Organisation. Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses
Chapter 11: Input/Output Organisation Lesson 17: Standard I/O buses USB (Universal Serial Bus) and IEEE1394 FireWire Buses Objective Familiarize with a standard I/O interface synchronous serial buses USB
More informationSTUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER
STUDY, DESIGN AND SIMULATION OF FPGA BASED USB 2.0 DEVICE CONTROLLER 1 MS. PARUL BAHUGUNA CD 1 M.E. [VLSI & Embedded System Design] Student, Gujarat Technological University PG School, Ahmedabad, Gujarat.
More informationDESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL. Shruti Hathwalia* 1, Meenakshi Yadav 2
ISSN 2277-2685 IJESR/November 2014/ Vol-4/Issue-11/799-807 Shruti Hathwalia et al./ International Journal of Engineering & Science Research DESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL ABSTRACT
More informationUSB Framework, IP Core and related software Tropea S.E., Melo R.A.
USB Framework, IP Core and related software Tropea S.E., Melo R.A. Why? We develop embedded systems that usually connect to a PC. Parallel and serial ports obsolete in favor of USB. Faster Plug & play
More informationFPGA-BASED DATA ACQUISITION SYSTEM WITH RS 232 INTERFACE
FPGA-BASED DATA ACQUISITION SYSTEM WITH RS 232 INTERFACE 1 Thirunavukkarasu.T, 2 Kirthika.N 1 PG Student: Department of ECE (PG), Sri Ramakrishna Engineering College, Coimbatore, India 2 Assistant Professor,
More information4 Multiplexer. Y Fig Keyboard Scan Matrix
- 4 Multiplexer Microcontroller 3 Decoder X Y Fig. - Keyboard Scan Matrix 2 Prentice Hall, Inc. -2 Track Sector Head positioning Fig. -2 Hard Disk Format 2 Prentice Hall, Inc. -3 RGB electron guns R G
More informationSPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:
SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated
More informationDesign of AHB Arbiter with Effective Arbitration Logic for DMA Controller in AMBA Bus
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.08, August-2013, Pages:769-772 Design of AHB Arbiter with Effective Arbitration Logic for DMA Controller in AMBA Bus P.GOUTHAMI 1, Y.PRIYANKA
More informationFPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC)
FPGA based Design of Low Power Reconfigurable Router for Network on Chip (NoC) D.Udhayasheela, pg student [Communication system],dept.ofece,,as-salam engineering and technology, N.MageshwariAssistant Professor
More informationISSN: [Bilani* et al.,7(2): February, 2018] Impact Factor: 5.164
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A REVIEWARTICLE OF SDRAM DESIGN WITH NECESSARY CRITERIA OF DDR CONTROLLER Sushmita Bilani *1 & Mr. Sujeet Mishra 2 *1 M.Tech Student
More informationTHE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE Assertion Based Verification of I2C Master Bus Controller with RTC Sagar T. D. M.Tech Student, VLSI Design and Embedded Systems BGS Institute of Technology,
More informationDESIGN AND IMPLEMENTATION OF 32-BIT CONTROLLER FOR INTERACTIVE INTERFACING WITH RECONFIGURABLE COMPUTING SYSTEMS
DESIGN AND IMPLEMENTATION OF 32-BIT CONTROLLER FOR INTERACTIVE INTERFACING WITH RECONFIGURABLE COMPUTING SYSTEMS Ashutosh Gupta and Kota Solomon Raju Digital System Group, Central Electronics Engineering
More informationFunctional Verification of xhci (extensible host controller Interface) for USB 3.1 Using HDL
Functional Verification of xhci (extensible host controller Interface) for USB 3.1 Using HDL 1 Mr. Dipesh Gehani, 2 Prof. Ketan N. Patel, M.E. Student, Assistant Professor Vishwakarma Government Engineering
More informationSystem Verification of Hardware Optimization Based on Edge Detection
Circuits and Systems, 2013, 4, 293-298 http://dx.doi.org/10.4236/cs.2013.43040 Published Online July 2013 (http://www.scirp.org/journal/cs) System Verification of Hardware Optimization Based on Edge Detection
More informationKeywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.
ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,
More informationEITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board. (FPGA Interfacing) Teacher: Dr.
EITF35 - Introduction to the Structured VLSI Design (Fall 2016) Interfacing Keyboard with FPGA Board (FPGA Interfacing) Teacher: Dr. Liang Liu v.1.0.0 1 Abstract This document describes the basic behavior
More informationSignals and Encoding
Signals and Encoding 18 Signals and Encoding You can design and program a USB peripheral without knowing all of the details about how the data is encoded on the bus. But understanding something about these
More informationOPB Universal Serial Bus 2.0 Device (v1.00a)
OPB Universal Serial Bus 2. Device (v1.a) DS591 May 1, 27 Introduction The Xilinx Universal Serial Bus 2. High Speed Device with On-chip Peripheral Bus (OPB) enables USB connectivity to the user s design
More informationCourse 10: Interfaces Agenda
Course 10: Interfaces 1 Agenda Introduction V.24 interface (RS232) USB 2 Introduction 3 Definition(s) (from the web) A boundary across which two independent systems meet and act on or communicate with
More informationHCTL Open Int. J. of Technology Innovations and Research HCTL Open IJTIR, Volume 4, July 2013 e-issn: ISBN (Print):
Design, Implementation and Functional Verification of Serial Communication Protocols (SPI and I2C) on FPGAs Amit Kumar Shrivastava and Himanshu Joshi amit0404@gmail.com Abstract Today, at the low end of
More informationFPGA Implementation of ALU Based Address Generation for Memory
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 76-83 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) FPGA Implementation of ALU Based Address
More informationFull-Speed USB 1.1 Function Controller
2000-September-7 Introduction Dünner Kirchweg 77 32257 Bünde Germany www.trenz-electronic.de The lack of flexibility in reconfiguring the PC has been acknowledged as the Achilles heel to its further deployment.
More informationISSN Vol.05, Issue.12, December-2017, Pages:
ISSN 2322-0929 Vol.05, Issue.12, December-2017, Pages:1174-1178 www.ijvdcs.org Design of High Speed DDR3 SDRAM Controller NETHAGANI KAMALAKAR 1, G. RAMESH 2 1 PG Scholar, Khammam Institute of Technology
More informationNote: Closed book no notes or other material allowed, no calculators or other electronic devices.
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Exam Review Note: Closed book no notes or other material allowed, no calculators or other electronic devices. One page
More informationHardware Design with VHDL PLDs IV ECE 443
Embedded Processor Cores (Hard and Soft) Electronic design can be realized in hardware (logic gates/registers) or software (instructions executed on a microprocessor). The trade-off is determined by how
More informationDESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG
DESIGN AND IMPLEMENTATION OF I2C SINGLE MASTER ON FPGA USING VERILOG Shivani Mehrotra 1, Nisha Charaya *2 1 M.Tech (ECE), 2 Assistant Professor, Amity University Gurgaon (Haryana), India Abstract: This
More informationComputer Organization
University of Pune S.E. I.T. Subject code: 214442 Computer Organization Part 35 : Universal Serial Bus UNIT V Tushar B. Kute, Department of Information Technology, Sandip Institute of Technology & Research
More informationDesign and Simulation of UART for Serial Communication
Design and Simulation of UART for Serial Communication 1 Manju Wadhvani 1 Electronic and Telecommunication Engineering, Chhatisgarh Swami Vivekanand Technical university, Disha Institute of Management
More informationImplementation and Analysis of an Error Detection and Correction System on FPGA
Implementation and Analysis of an Error Detection and Correction System on FPGA Constantin Anton, Laurenţiu Mihai Ionescu, Ion Tutănescu, Alin Mazăre, Gheorghe Şerban University of Piteşti, Romania Abstract
More informationFPGA for Software Engineers
FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course
More informationComputer Organization
University of Pune S.E. I.T. Subject code: 214442 Computer Organization Part 35 : Universal Serial Bus UNIT V Tushar B. Kute, Department of Information Technology, Sandip Institute of Technology & Research
More informationImplementation of Pipelined Architecture Based on the DCT and Quantization For JPEG Image Compression
Volume 01, No. 01 www.semargroups.org Jul-Dec 2012, P.P. 60-66 Implementation of Pipelined Architecture Based on the DCT and Quantization For JPEG Image Compression A.PAVANI 1,C.HEMASUNDARA RAO 2,A.BALAJI
More informationHIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE
HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE Anni Benitta.M #1 and Felcy Jeba Malar.M *2 1# Centre for excellence in VLSI Design, ECE, KCG College of Technology, Chennai, Tamilnadu
More informationIndex Terms- Field Programmable Gate Array, Content Addressable memory, Intrusion Detection system.
Dynamic Based Reconfigurable Content Addressable Memory for FastString Matching N.Manonmani 1, K.Suman 2, C.Udhayakumar 3 Dept of ECE, Sri Eshwar College of Engineering, Kinathukadavu, Coimbatore, India1
More informationHardware Description of Multi-Directional Fast Sobel Edge Detection Processor by VHDL for Implementing on FPGA
Hardware Description of Multi-Directional Fast Sobel Edge Detection Processor by VHDL for Implementing on FPGA Arash Nosrat Faculty of Engineering Shahid Chamran University Ahvaz, Iran Yousef S. Kavian
More informationPerformance Evaluation & Design Methodologies for Automated CRC Checking for 32 bit address Using HDLC Block
Performance Evaluation & Design Methodologies for Automated CRC Checking for 32 bit address Using HDLC Block 32 Bit Neeraj Kumar Misra, (Assistant professor, Dept. of ECE, R D Foundation Group of Institution
More informationA Synthesizable RTL Design of Asynchronous FIFO Interfaced with SRAM
A Synthesizable RTL Design of Asynchronous FIFO Interfaced with SRAM Mansi Jhamb, Sugam Kapoor USIT, GGSIPU Sector 16-C, Dwarka, New Delhi-110078, India Abstract This paper demonstrates an asynchronous
More informationFPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1
FPGA Design Challenge :Techkriti 14 Digital Design using Verilog Part 1 Anurag Dwivedi Digital Design : Bottom Up Approach Basic Block - Gates Digital Design : Bottom Up Approach Gates -> Flip Flops Digital
More informationDesign of Convolution Encoder and Reconfigurable Viterbi Decoder
RESEARCH INVENTY: International Journal of Engineering and Science ISSN: 2278-4721, Vol. 1, Issue 3 (Sept 2012), PP 15-21 www.researchinventy.com Design of Convolution Encoder and Reconfigurable Viterbi
More informationMatrix Manipulation Using High Computing Field Programmable Gate Arrays
Matrix Manipulation Using High Computing Field Programmable Gate Arrays 1 Mr.Rounak R. Gupta, 2 Prof. Atul S. Joshi Department of Electronics and Telecommunication Engineering, Sipna College of Engineering
More informationFPGA Implementation of High Speed AES Algorithm for Improving The System Computing Speed
FPGA Implementation of High Speed AES Algorithm for Improving The System Computing Speed Vijaya Kumar. B.1 #1, T. Thammi Reddy.2 #2 #1. Dept of Electronics and Communication, G.P.R.Engineering College,
More informationVHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko
136 VHDL-MODELING OF A GAS LASER S GAS DISCHARGE CIRCUIT Nataliya Golian, Vera Golian, Olga Kalynychenko Abstract: Usage of modeling for construction of laser installations today is actual in connection
More informationFPGA Implementation of A Pipelined MIPS Soft Core Processor
FPGA Implementation of A Pipelined MIPS Soft Core Processor Lakshmi S.S 1, Chandrasekhar N.S 2 P.G. Student, Department of Electronics and Communication Engineering, DBIT, Bangalore, India 1 Assistant
More informationImplementation of Ethernet, Aurora and their Integrated module for High Speed Serial Data Transmission using Xilinx EDK on Virtex-5 FPGA
Implementation of Ethernet, Aurora and their Integrated module for High Speed Serial Data Transmission using Xilinx EDK on Virtex-5 FPGA Chaitanya Kumar N.V.N.S 1, Mir Mohammed Ali 2 1, 2 Mahaveer Institute
More informationINTRODUCTION OF MICROPROCESSOR& INTERFACING DEVICES Introduction to Microprocessor Evolutions of Microprocessor
Course Title Course Code MICROPROCESSOR & ASSEMBLY LANGUAGE PROGRAMMING DEC415 Lecture : Practical: 2 Course Credit Tutorial : 0 Total : 5 Course Learning Outcomes At end of the course, students will be
More information32 bit Arithmetic Logical Unit (ALU) using VHDL
32 bit Arithmetic Logical Unit (ALU) using VHDL 1, Richa Singh Rathore 2 1 M. Tech Scholar, Department of ECE, Jayoti Vidyapeeth Women s University, Rajasthan, INDIA, dishamalik26@gmail.com 2 M. Tech Scholar,
More informationAn Efficient Designing of I2C Bus Controller Using Verilog
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationDESIGN AND IMPLEMENTATION OF FPGA BASED MULTIPURPOSE REAL-TIME CONTROLLER FOR HYBRID STEPPER MOTOR
DESIGN AND IMPLEMENTATION OF FPGA BASED MULTIPURPOSE REAL-TIME CONTROLLER FOR HYBRID STEPPER MOTOR Arun G Mohan 1 and Vijina K 2 1 PG Student [Electrical Machines], Department of EEE, Sree Buddha College
More informationFPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM)
FPGA Interfacing of HD44780 Based LCD Using Delayed Finite State Machine (FSM) Edwin NC Mui Custom R & D Engineer Texco Enterprise Ptd. Ltd. {blackgrail2000@hotmail.com} Abstract This paper presents a
More informationECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL. Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS
ECE 574: Modeling and Synthesis of Digital Systems using Verilog and VHDL Fall 2017 Final Exam (6.00 to 8.30pm) Verilog SOLUTIONS Note: Closed book no notes or other material allowed apart from the one
More informationFPGA Implementation and Validation of the Asynchronous Array of simple Processors
FPGA Implementation and Validation of the Asynchronous Array of simple Processors Jeremy W. Webb VLSI Computation Laboratory Department of ECE University of California, Davis One Shields Avenue Davis,
More informationSHA3 Core Specification. Author: Homer Hsing
SHA3 Core Specification Author: Homer Hsing homer.hsing@gmail.com Rev. 0.1 January 29, 2013 This page has been intentionally left blank. www.opencores.org Rev 0.1 ii Rev. Date Author Description 0.1 01/29/2013
More informationHigh Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs
Vol. 3, Issue. 5, Sep - Oct. 2013 pp-2894-2900 ISSN: 2249-6645 High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs M. Reddy Sekhar Reddy, R.Sudheer Babu
More informationFPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP
FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP 1 M.DEIVAKANI, 2 D.SHANTHI 1 Associate Professor, Department of Electronics and Communication Engineering PSNA College
More informationLaboratory Finite State Machines and Serial Communication
Laboratory 11 11. Finite State Machines and Serial Communication 11.1. Objectives Study, design, implement and test Finite State Machines Serial Communication Familiarize the students with Xilinx ISE WebPack
More informationSummary. Introduction. Application Note: Virtex, Virtex-E, Spartan-IIE, Spartan-3, Virtex-II, Virtex-II Pro. XAPP152 (v2.1) September 17, 2003
Application Note: Virtex, Virtex-E, Spartan-IIE, Spartan-3, Virtex-II, Virtex-II Pro Xilinx Tools: The Estimator XAPP152 (v2.1) September 17, 2003 Summary This application note is offered as complementary
More informationDESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG
DESIGNING OF INTER INTEGRATED CIRCUIT USING VERILOG DISHA MALIK Masters of Technology Scholar, Department of Electronics & Communication Engineering, Jayoti Vidyapeeth Women s University, Jaipur INDIA
More informationChapter 1 Overview of Digital Systems Design
Chapter 1 Overview of Digital Systems Design SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 8, 2017 Why Digital Design? Many times, microcontrollers
More informationMicroprocessors LCD Parallel Port USB Port
Microprocessors LCD Parallel Port USB Port H. Abdoli Bu-Ali Sina University 1 New LCDs Interfacing Lower prices Display numbers, characters, graphics Integrated refreshing controller Ease of programming
More informationLogic Built In Self-Test Verification Statergy For SerDes PHY
Logic Built In Self-Test Verification Statergy For SerDes PHY 1 Adarsh Malagi, 2 Kariyappa B.S RV College of Engineering Bengaluru, India 1 adarshmalagi@gmail.com, 2 kariyappabs@rvce.edu.in Abstract: VLSI
More informationAL8253 Core Application Note
AL8253 Core Application Note 6-15-2012 Table of Contents General Information... 3 Features... 3 Block Diagram... 3 Contents... 4 Behavioral... 4 Synthesizable... 4 Test Vectors... 4 Interface... 5 Implementation
More informationField Programmable Gate Array (FPGA)
Field Programmable Gate Array (FPGA) Lecturer: Krébesz, Tamas 1 FPGA in general Reprogrammable Si chip Invented in 1985 by Ross Freeman (Xilinx inc.) Combines the advantages of ASIC and uc-based systems
More information10GBase-R PCS/PMA Controller Core
10GBase-R PCS/PMA Controller Core Contents 1 10GBASE-R PCS/PMA DATA SHEET 1 1.1 FEATURES.................................................. 1 1.2 APPLICATIONS................................................
More informationSimulation & Synthesis of FPGA Based & Resource Efficient Matrix Coprocessor Architecture
Simulation & Synthesis of FPGA Based & Resource Efficient Matrix Coprocessor Architecture Jai Prakash Mishra 1, Mukesh Maheshwari 2 1 M.Tech Scholar, Electronics & Communication Engineering, JNU Jaipur,
More informationReconfigurable PLL for Digital System
International Journal of Engineering Research and Technology. ISSN 0974-3154 Volume 6, Number 3 (2013), pp. 285-291 International Research Publication House http://www.irphouse.com Reconfigurable PLL for
More informationPIONEER RESEARCH & DEVELOPMENT GROUP
Design and Implementation of Mil-Std Std-1553B Bus Protocol Controller with FPGA and ASIC Sharon Theresa George 1, J. Mangaiyarkarasi 2 1,2 Electronics and Communication, Anna University Regional Office,
More informationSPART - A Special Purpose Asynchronous Receiver/Transmitter
ECE 554 - Digital Engineering Laboratory Miniproject SPART - A Special Purpose Asynchronous Receiver/Transmitter VERSION S02 (Revision 1 - Changes in Red) INTRODUCTION In this miniproject, you are to implement
More informationImplementation of High Speed Distributed Data Acquisition System
International Journal of Advancements in Research & Technology, Volume 1, Issue 4, September-2012 1 Implementation of High Speed Distributed Data Acquisition System ANJU P.RAJU 1, AMBIKA SEKHAR 2 1 Embedded
More informationInterfacing a PS/2 Keyboard
Lab 3 in SMD52 Interfacing a PS/2 Keyboard Introduction In this lab you will interface a PS/2 keyboard (standard PC keyboard) with the XSB board. Scan codes will be received from the keyboard and displayed
More informationAn FPGA Project for use in a Digital Logic Course
Session 3226 An FPGA Project for use in a Digital Logic Course Daniel C. Gray, Thomas D. Wagner United States Military Academy Abstract The Digital Computer Logic Course offered at the United States Military
More informationAugust Issue Page 96 of 107 ISSN
Design of High Performance AMBA AHB Reconfigurable Arbiter on system- on- chip Vimlesh Sahu 1 Dr. Ravi Shankar Mishra 2 Puran Gour 3 M.Tech NIIST BHOPAL HOD (EC) NIIST BHOPAL ASST.Prof.NIIST Bhopal vimlesh_sahu@yahoo.com
More informationDesign of a Pipelined 32 Bit MIPS Processor with Floating Point Unit
Design of a Pipelined 32 Bit MIPS Processor with Floating Point Unit P Ajith Kumar 1, M Vijaya Lakshmi 2 P.G. Student, Department of Electronics and Communication Engineering, St.Martin s Engineering College,
More informationPerformance Evolution of DDR3 SDRAM Controller for Communication Networks
Performance Evolution of DDR3 SDRAM Controller for Communication Networks U.Venkata Rao 1, G.Siva Suresh Kumar 2, G.Phani Kumar 3 1,2,3 Department of ECE, Sai Ganapathi Engineering College, Visakhaapatnam,
More informationDesign & Implementation of AHB Interface for SOC Application
Design & Implementation of AHB Interface for SOC Application Sangeeta Mangal M. Tech. Scholar Department of Electronics & Communication Pacific University, Udaipur (India) enggsangeetajain@gmail.com Nakul
More informationSPART. SPART Design. A Special Purpose Asynchronous Receiver/Transmitter. The objectives of this miniproject are to:
SPART A Special Purpose Asynchronous Receiver/Transmitter Introduction In this miniproject you are to implement a Special Purpose Asynchronous Receiver/Transmitter (SPART). The SPART can be integrated
More informationPINE TRAINING ACADEMY
PINE TRAINING ACADEMY Course Module A d d r e s s D - 5 5 7, G o v i n d p u r a m, G h a z i a b a d, U. P., 2 0 1 0 1 3, I n d i a Digital Logic System Design using Gates/Verilog or VHDL and Implementation
More informationCircuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:
Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: www.vhdl.us Appendix C Xilinx ISE Tutorial (ISE 11.1) This tutorial is based on ISE 11.1 WebPack (free at
More informationImplementation of Field Programmable Gate Array (FPGA) for decision making in portable automatic testing systems for IC s library & digital circuits
Implementation of Field Programmable Gate Array (FPGA) for decision making in portable automatic testing systems for IC s library & digital circuits M. S. Zaghloul 1, M. Saleh 2 1,2 Arab Academy for Science,
More informationVirtex-5 GTP Aurora v2.8
0 DS538 October 10, 2007 0 0 Introduction The Virtex -5 GTP Aurora core implements the Aurora protocol using the high-speed serial GTP transceivers in Virtex-5 LXT and SXT devices. The core can use up
More informationDesign Development and Implementation of SPI
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 65 69 65 Design Development and Implementation of SPI A. Sirisha Kurnool (DT), A.P, INDIA M. Sravanthi
More informationDesign and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari
Design and Verification of Serial Peripheral Interface ISSN: 2321-9939 Design and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari 1,3 MTech Student,
More informationThe Design of MCU's Communication Interface
X International Symposium on Industrial Electronics INDEL 2014, Banja Luka, November 0608, 2014 The Design of MCU's Communication Interface Borisav Jovanović, Dejan Mirković and Milunka Damnjanović University
More informationHigh Speed SPI Slave Implementation in FPGA using Verilog HDL
High Speed SPI Slave Implementation in FPGA using Verilog HDL Mr. Akshay K. Shah Abstract SPI (Serial Peripheral Interface) is a synchronous serial communication interface for short distance communication.
More informationPERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS
American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE
More informationPrototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog
Prototyping of On-chip I2C Module for FPGA Spartan 3A series using Verilog Ramandeep Singh School of Engineering and Technology, ITM University, Gurgaon, India Neeraj Sharma School of Engineering and Technology,
More informationPhysics 623. FPGA I Construction of a Synchronous Counter Aug. 4, 2008
Physics 623 FPGA I onstruction of a Synchronous ounter Aug. 4, 2008 1 The Goal of This Experiment You will design a small digital circuit, download the design to a Field Programmable Gate Array (FPGA)
More informationDesign of AMBA Based AHB2APB Bridge
14 Design of AMBA Based AHB2APB Bridge Vani.R.M and M.Roopa, Reader and Head University Science Instrumentation Center, Gulbarga University, Gulbarga, INDIA Assistant Professor in the Department of Electronics
More informationThe Xilinx XC6200 chip, the software tools and the board development tools
The Xilinx XC6200 chip, the software tools and the board development tools What is an FPGA? Field Programmable Gate Array Fully programmable alternative to a customized chip Used to implement functions
More informationDE2 Board & Quartus II Software
January 23, 2015 Contact and Office Hours Teaching Assistant (TA) Sergio Contreras Office Office Hours Email SEB 3259 Tuesday & Thursday 12:30-2:00 PM Wednesday 1:30-3:30 PM contre47@nevada.unlv.edu Syllabus
More informationFPGA DESIGN OF AN EFFICIENT AND LOW-COST SMART PHONE INTERRUPT CONTROLLER
FPGA DESIGN OF AN EFFICIENT AND LOW-COST SMART PHONE INTERRUPT CONTROLLER M. DE ALBA, A. ANDRADE, J. GONZÁLEZ, J. GÓMEZ-TAGLE and A. D. GARCÍA Depto. de Ingeniería Eléctrica y Electrónica, Tecnológico
More informationCHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY
CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address
More informationDEVELOPMENT OF USER FRIENDLY DATA ACQUISITION AND ACTUATION SYSTEM ON EMBEDDED PLATFORM
DEVELOPMENT OF USER FRIENDLY DATA ACQUISITION AND ACTUATION SYSTEM ON EMBEDDED PLATFORM 1 Moolya Ashwar Shankar, 2 Mr. Sukesh Rao M. 1 PG Scholar, 2 Assistant Professor, NMAMIT Nitte Email: 1 moolya.ashwar@gmail.com,
More informationA Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy
A Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy Abstract This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for
More informationBlock Diagram. mast_sel. mast_inst. mast_data. mast_val mast_rdy. clk. slv_sel. slv_inst. slv_data. slv_val slv_rdy. rfifo_depth_log2.
Key Design Features Block Diagram Synthesizable, technology independent IP Core for FPGA, ASIC and SoC reset Supplied as human readable VHDL (or Verilog) source code mast_sel SPI serial-bus compliant Supports
More information16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE.
16 BIT IMPLEMENTATION OF ASYNCHRONOUS TWOS COMPLEMENT ARRAY MULTIPLIER USING MODIFIED BAUGH-WOOLEY ALGORITHM AND ARCHITECTURE. AditiPandey* Electronics & Communication,University Institute of Technology,
More informationPS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor
PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor K.Rani Rudramma 1, B.Murali Krihna 2 1 Assosiate Professor,Dept of E.C.E, Lakireddy Bali Reddy Engineering College, Mylavaram
More informationThe Cubesat Internal bus: The I2C
The Cubesat Internal bus: The I2C Description: The purpose of this document is to describe the internal bus on the Cubesat. The internal bus has been chosen to be the I2C bus Interconnected Integrated
More information