DIO-BM(PCI/C-PCI)Linux/RT GPH-2X72C. Bus Master Digital Input/Output Board Driver Software for Linux/RTLinux. Help for Linux.

Size: px
Start display at page:

Download "DIO-BM(PCI/C-PCI)Linux/RT GPH-2X72C. Bus Master Digital Input/Output Board Driver Software for Linux/RTLinux. Help for Linux."

Transcription

1 DIO-BM(PCI/C-PCI)Linux/RT GPH-2X72C Bus Master Digital Input/Output Board Driver Software for Linux/RTLinux Help for Linux

2 -Contents- Chapter 1 Introduction Summary Features... 4 Chapter 2 Product Specifications Operating Environments Target Boards Functional Specifications... 6 Chapter 3 Installation and Board Configuration Installing the Linux Driver Software Loading the Driver Modules Configuring the Device Numbers Programming Compiling the Program Running the Program Programming Guide Initializing a Board Configuring the Operation Mode Start, Suspension, and Termination Conditions Bus Master Transfer Buffer Configuring Interrupt Handling Starting of the Bus Master Transfer Closing the Board x86_64 and PAE Environments CardBus ID Number Configuration Chapter 4 Reference List of Functions DioBmOpen DioBmClose DioBmSetDeviceConfig DioBmGetDeviceConfig DioBmSetBufferConfig DioBmGetBufferConfig DioBmSetTriggerConfig DioBmGetTriggerConfig DioBmStart DioBmStop DioBmEnd DioBmSoftTrigger DioBmSetEventConfig DioBmGetEventConfig DioBmSetCounterEventConfig DioBmGetCounterEventConfig DioBmSetEvent DioBmKillEvent DioBmGetCounter DioBmGetStatus DioBmInputDword DioBmOutputDword DioBmGetLine DioBmSetLine DioBmGetDeviceInfo DioBmSetDeviceConfigEx DioBmGetDeviceConfigEx DioBmStopEx DioBmSoftTriggerEx DioBmSetEdgeEventConfig DioBmGetEdgeEventConfig DioBmSetEventEx DioBmSetFilter DioBmGetFilter DioBmClearSamplingOutput DioBmGetCommonPciDeviceInfo Structure DIOBMCONF Structure DIOBMTRIGCONF Structure DIOBMINFO Structure DIOBMCONFEX Structure Callback Routine

3 4.3.5 Event Callback Routine Set by the DioBmSetEvent Extension Callback Routine Set by DioBmSetEventEx Return Values Data Format Board and Channels Data Packing Kylix Function Definitions Example Test Driver Chapter 5 Sample Programs DiBm.c DiBm_pae.c DoBm.c DoBm_pae.c ExBm.c ExBm_pae.c exbm_event.c exbm_event_pae.c Sampling.c Sampling_pae.c patternout.c patternout_pae.c Sample Programs for Kylix Chapter 6 Utility Program Bus Master Digital Input Utility Program Starting the Bus Master DI Utility Program Selecting the Device Checking the Input Functionality Bus Master Digital Output Utility Program Starting the Bus Master DO Utility Program Selecting the Device Checking the Output Functionality Chapter 7 Important Information Limited Warranty Copyrights and Intellectual Property Rights Warning Regarding Medical and Clinical Use of Our Products Prohibition of Reproduction Limitation of Liability Trademark

4 Chapter 1 Introduction 1.1 Summary The GPH-2X72C software controls Interface bus master digital input/output device from Linux application or RTLinux module. This document includes the information for using the GPH-2X72C on Linux. 1.2 Features - The GPH-2X72C can transmit data directly to the data area of specified user-space at the digital input. For digital input, the GPH-2X72C can transmit the data to the data area of specified user-space directly. - The GPH-2X72C can transmit output data directly to the device from the data area of specified user-space. - The GPH-2X72C can call back the user-defined function when the bus master transfer starts or stops. - Unused control signals can be used as general purpose digital input/output pins. The available pins are limited depending on the operation modes and settings. - The Help system explains how to use the supported functions. Refer to it as you develop your programs. 4

5 Chapter 2 Product Specifications 2.1 Operating Environments The following table shows operating environments for the GPH-2X72C. Supported Computer Interface industrial controllers Interface Classembly Devices(R) PC/AT compatibles Driver Type Character driver Loading Method Loadable module (dynamic load/unload) Major Number Automatic assignment Source Code Open Policies Driver module: partially open Library source code: closed Common module: open Build Support Makefile provided Kernel Version IBM PC/AT compatible - Kernel 2.2.x - Kernel 2.4.x - Kernel 2.6.x Interface SH-CPU board - Interface SH-Linux Help File PDF format Note: For the CardBus series, use the program in Kernel 2.4/Kernel 2.6 and pcmcia-cs or later versions. If the CardBus card is not recognized in the above versions, confirm that the PCMCIA and CardBus are supported in the kernel configuration. Modify /etc/sysconfig/pcmcia file as follows and reboot the program. PCMCIA=yes PCIC=yenta_socket 2.2 Target Boards PCI series (PCI bus products) PCI-2172C, PCI-2472C, PCI-2772C LPC series (Low Profile PCI bus products) LPC , LPC PEX series (PCI Express bus products) PEX , PEX CPZ series (CompactPCI bus products) CPZ , CPZ CSI series (CardBus product products) CSI , CSI CBI series (CardBus products) CBI /TK/TKA/TL/TLA/TR, CBI /TK/TKA/TL/TLA/TR 5

6 2.3 Functional Specifications Function Number of Boards Transfer Mode Start and Termination Condition Trigger Delay Error Signal Output /Specification 16 boards (max.) Notes: - Up to 16 boards of the PCI-2172C and PCI-2472C can be used with any combination. - Up to 16 boards of the PCI-2772C, CPZ , CPZ , CBI/CSI /Tx, CBI/CSI /Tx, LPC/PEX , LPC/PEX can be used with any combination. You can select transfer mode according to your target. The following table shows the transfer mode. Sampling mode (with/without control signal) Input Mode Gated-sampling mode Strobe mode Request mode Pattern output mode (with/without control signal) Output Mode Gated-pattern output mode Strobe mode Request mode The program can specify the start and termination conditions independently. The program provides a software start command to start the data transfer and a software termination command to suspend or terminate the data transfer. The program also supports start and termination of the data transfer by the external signals. This function can put off sampling by the specified number or terminate the output. By configuring the program, it can output an error signal to outside when an over-run error or an under-run error occurs. 6

7 Chapter 3 Installation and Board Configuration 3.1 Installing the Linux Driver Software Install the board into the open slot according to the manual came with the board. Login to your Linux system as a super user %su Password: 3. Run Linux. 4. Install the Linux driver software according to the instructions of the installer. #bash install 3.2 Loading the Driver Modules When the installation destination is the default, a shell script for loading the driver module is copied to the following directory; /usr/src/interface/gpg2x72c/(architecture name * )/linux/drivers * * The architecture name is i386 in PC/AT compatible and sh4 in SH-4 CPU module. Run insdiobm.sh shell script for loading the driver modules. #cd /usr/src/interface/gph2x72c/<architecture name>/linux/drivers #sh insdiobm.sh 3.3 Configuring the Device Numbers 1. The GPH-2X72C cannot change the device number, but you should start the device number setting utility after installing this product. Load the device number utility with setup.sh. Run a shell script for loading the device number utility. #cd /usr/src/interface/gph2x72c/<architecture name>/linux/drivers #sh setup.sh 2. When the device number setting utility starts, the following information and prompt will be displayed. ************************************************** Setup Utility Version : Copyright 2003, 2005 Interface Corporation. All rights reserved. ************************************************** Enter a model number of the product : GPG/GPH- 7

8 3. Enter 2X72C and press the ENTER key. The software searches every Interface bus master digital input/output board installed on the system, and then displays information about them. =========================================== Ref.ID Model RSW1 CH Device No PCI -2172C PCI-2472C 1 2 =========================================== Code Ref. ID Model RSW1 CH Device No. Reference ID of the board Model number of the board which the system currently recognizes. RSW1 setting value Channel number Device number assigned to the board In the GPH-2X72C, the device number is fixed to the setting value of RSW ************* Command *************** 1. Change the device number. 2. Delete the device number. 3. Load new device setting file. 4. Run the initialization program. 5. Run the CardBus ID setup utility. 99. Exit the program. ************************************** Enter the command number: No. Command 1 Change the device number. Changes the device number of the board. 2 Delete the device number. Deletes the device number. To delete it, enter the ID of the board. To configure the device number again after deleting the device number here, execute dpg0101 again. 3 Load new device setting file. Loads other device setting file. Use it to construct the system with other category devices. 4 Run the initialization program. The GPH-2X72C does not support this command. Run the CardBus ID setup utility. Use the command to use multiple CardBus cards of the same type. 99 Exit the program. Exit the device number setting utility. * To load new devices into the system, prepare new device nodes for the devices with the device number configuration program. Do not change the load order of the device drivers. If the lord order changes while you use devices of multiple categories, set the load order back to the order when the device number configuration program was executed. If the load order of the device drivers needs to be changed, reconfigure the load order with the device number configuration program. 8

9 3.4 Programming This section explains how to write the program. Start the editor, then write the following codes. This example shows sampling processings on the PCI-2172C board whose RSW1 setting value is 0. When you use Kylix, refer to 4.6 Kylix. After writing the program, save this file named as samplingtest.c. #include #include <stdio.h> "FbiDioBm.h" int main(void) { int nret; /* Return value */ int i ; DIOBMCONF DevConf; /* Function setting structure */ DIOBMTRIGCONF TrigConf; /* Trigger condition setting structure */ unsigned int *dwbuffer; /* Bus master transfer buffer */ unsigned long dwstatus; /*A variable to store the status*/ unsigned long dwbuffersize; /* A variable to retrieve the status */ /* Initialize the board*/ nret = DioBmOpen( 1 ); if ( nret!= DIOBM_ERROR_SUCCESS ) { printf( Failed to open the board. n ); return -1; /* Exit program.*/ } DevConf.dwMode = DIOBM_MODE_SAMPLING; DevConf.dwRedirectWidth = DIOBM_WIDTH_DWORD; DevConf.dwEQConf = 0; DevConf.dwClock = DIOBM_CLK_100K; DevConf.dwSmplNum = 1024; DevConf.dwTimingOption = 0; DevConf.dwSTBConf = 0; DevConf.dwACKConf = 0; DevConf.dwREQConf = 0; DevConf.dwOREConf = 0; DevConf.dwUREConf = 0; /* Configure the operation mode.*/ nret = DioBmSetDeviceConfig(1, &DevConf); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to configure the operation mode. n ); return -1; /* Exit program.*/ } TrigConf.dwSoftTrigger = 0; TrigConf.dwStartLine = 0; TrigConf.dwEndLine = 0; TrigConf.dwStopLine = 0; TrigConf.dwTriggerDelayNum = 0; TrigConf.dwPatternEq = 0; TrigConf.dwPatternMask = 0; TrigConf.dwPatternData = 0; /* Trigger condition setting */ nret = DioBmSetTriggerConfig(1, &TrigConf); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to configure the trigger condition. n ); return -1; /* Exit program.*/ } /* Failed to configure the bus master transfer buffer. n */ 9

10 /*64 bit environment*/ #ifdef x86_64 nret = DioBmSetBufferConfig(1, (void*)-1, 1024 * sizeof(unsigned int)); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to configure the bus master transfer buffer. n ); return -1; /* Exit program.*/ } void* ptr; nret = DioBmGetBufferConfig(1, &ptr, &dwbuffersize); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to configure the bus master transfer address. n ); return -1; /* Exit program.*/ } dwbuffer = (unsigned int*)ptr; #else /*32 bit environment*/ dwbuffer = malloc(1024 * sizeof(unsigned int)) nret = DioBmSetBufferConfig(1, dwbuffer, 1024 * sizeof(unsigned int)); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to configure the bus master transfer buffer. n ); } #endif free(dwbuffer); return -1; /* Exit program.*/ /* Start sampling.*/ nret = DioBmStart(1); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to start sampling. n ); return -1; /* Exit program.*/ } /* wait for end */ do{ nret = DioBmGetStatus(1,&dwStatus); if (nret!= DIOBM_ERROR_SUCCESS) { printf( Failed to retrieve the status. n ); return -1; /* Exit program.*/ } }while(dwstatus & DIOBM_STATUS_ACTIVE_DMA); /* Display sampling data.*/ for (i = 0; i < 1024; i++) { printf( "%04d : %08Xh n", i+1, dwbuffer[i]); } #ifndef x86_64 free(dwbuffer); #endif /* Close the board.*/ nret = DioBmClose( 1 ); if ( nret!= DIOBM_ERROR_SUCCESS ) { printf( Failed to close the board. n ); return -1; /* Exit program.*/ } return 0; } Write the above code and save the file as samplingtest.c. 10

11 3.5 Compiling the Program Compile the program made in 3.4 Programming. Type the command as follows. #gcc -o samplingtest samplingtest.c lgpg2x72c 3.6 Running the Program After compilation, the samplingtest executable file is created. Run the program as follows. #./samplingtest The program controls the device as follows. Open > Configure the function > Configure trigger function > Configure bus master transfer destination buffer > Start sampling > Wait for bus master transfer completion > Display input data > Close device The console screen displays the sampling data. If the processing of function fails, an error message is displayed on the console screen. Refer to 3.7 Programming Guide, for more details of how to program. 3.7 Programming Guide This section explains how to use the provided functions. Sample codes are written in C. - PCI-2172C, PCI-2472C When you use two or more bus master digital I/O boards, PCI-2172C and PCI-2472C, set the RSW1 rotary switch on each board so as not to conflict with any other. The CardBus ID number and RSW1 setting values are used to uniquely identify each product in case multiple Interface CardBus cards of the same type are installed in the same system. If the numbers overlap, this program will not work normally. - PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX When you use two or more bus master digital I/O boards, set the setting value of RSW1 rotary switch on the PCI-2772C, CPZ , CPZ , LPC/PEX , LPC/PEX and the setting value of BoardID on the CBI/CSI , CBI/CSI so as not to conflict with any other. The combination of the PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , and LPC/PEX can be expanded up to 16 boards or cards except the total number of the PCI-2172C and PCI-2472C Initializing a Board The DioBmOpen function initializes a board. nret = DioBmOpen( 1 ); Specify the device number of the device to be initialized to the parameter. The configurable device number is a decimal number from 1 through PCI-2172C, PCI-2472C The device number corresponds to the RSW1 value plus 1. The device can be used by specifying the RSW1 value plus 1. - PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX Device number is specified in the range of 17 through 48. When you use a board of PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX , the bus master digital input circuits and bus master digital output circuits are individually initialized as follows: Bus master digital input circuits: (RSW1 value * 2) + 17 Bus master digital output circuits: (RSW1 value * 2)

12 RSW1 Bus Master Digital Input Circuits Bus Master Digital Output Circuits 0h h h F Two or more processes can share the same bus master digital I/O device. The processes should arbitrate with each other to retain data consistency in the hardware and software configuration. The initialized device must be closed by the DioBmClose function before the application is terminated Configuring the Operation Mode The DioBmSetDeviceConfig function configures the transfer mode, transfer data unit, sampling rate, and control signals. When you use the PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , or LPC/PEX , use the DioBmSetDeviceConfigEx function to configure them in details Start, Suspension, and Termination Conditions The DioBmSetTriggerConfig function configures the start, suspension, and termination conditions of the data transfer through the board to the application Bus Master Transfer Buffer The DioBmSetBufferConfig function specifies the memory information for bus master transfer. The specified data region is bus master transfer destination (for digital input) or bus master transfer source (for digital output). If you use this program in the x86_64 environment, refer to 3.8 x86_64 and PAE Environments Configuring Interrupt Handling The DioBmSetEvent function registers an interrupt service routine to be called, the place where to send a message. The GPH-2X72C supports events such as the start of a transfer event, end of a transfer event, end of a DMA event, and so on Starting of the Bus Master Transfer The DioBmStart function starts the bus master transfer. Once you have set the start condition by using the DioBmSetTriggerConfig function, the data transfer is delayed until the start condition satisfied Closing the Board The DioBmClose function closes the device and releases the resources. DioBmClose( 1 ); 12

13 3.8 x86_64 and PAE Environments In 64-bit OS and PAE environments (Interface Linux System6, Interface Linux System 7 with 4 GB or larger memory), DMA transfer is not available for the main memory region allocated in the user application. Our Linux driver performs DMA transfer to the physical memory region allocated in the Kernel. The location to allocate memory is in the 32-bit space. Upon the request in user application through the DioBmSetBufferConfig function, the driver maps the specified size of physical memory to the virtual address to make the memory accessible in user application. The DioBmSetBufferConfig function retrieves the initial address of the virtual memory as a pointer variable and directly accesses the data. 3.9 CardBus ID Number Configuration The CardBus ID Number Configuration utility is used to use multiple CardBus products of the same type. It configures different ID number for each CardBus product. [How to operate] Run the CardBus ID Number Configuration utility. #dpg0101 -c The information of our CardBus product that is currently inserted is displayed. ===================================================== Ref.ID Bus Dev Func Model RSW CBI ===================================================== 13

14 Code Ref.ID Bus Dev Func Model RSW1 Index ID of the CardBus product The number is used to select CardBus product in menu. Bus number in which a card is inserted. Device number in which a card is inserted. Function number in which the CardBus product is inserted Model number of the CardBus product CardBus ID setting value To change an ID number, select 1 in the menu and enter the index ID number of the CardBus product to change. **************Command******************** 1. Change the board id number. 2. Run the device number setup utility. 99. Exit the program. ***************************************** Enter the command number: 1 Type the CardBus ID number, 0 through 15, and press the Enter key. Enter Ref.ID: 1 Enter the board id number (0-15). If you want to cancel this operation, enter -1. : 1 Type 99 to close the utility. Notes: - When a board ID number is changed, restart the driver so that the system can recognize the ID number. - Put an ID number label on your CardBus card for your reference. 14

15 Chapter 4 Reference 4.1 List of Functions No. Function 1 DioBmOpen Opens a bus master digital input/output device and enables to access to it. 2 DioBmClose Closes the bus master digital input/output device and releases the resources. The subsequent accesses to the device are forbidden. 3 DioBmSetDeviceConfig Configures the transfer mode, transfer data unit, sampling rate, and control signals. 4 DioBmGetDeviceConfig Retrieves the transfer mode, transfer data unit, sampling rate, and control signals. 5 DioBmSetBufferConfig Specifies the bus master transfer buffer. 6 DioBmGetBufferConfig Retrieves the address and size of a bus master transfer buffer. 7 DioBmSetTriggerConfig Configures the start, suspend, and termination conditions of transfer. 8 DioBmGetTriggerConfig Retrieves the start, suspend, and termination conditions of transfer. 9 DioBmStart Starts a bus master transfer. 10 DioBmStop Suspends a bus master transfer. 11 DioBmEnd Terminates a bus master transfer. 12 DioBmSoftTrigger Issues a software trigger command. 13 DioBmSetEventConfig Configures interrupt edges of signals. 14 DioBmGetEventConfig Retrieves interrupt edges of signals. 15 DioBmSetCounterEventConfig Configures a counter event cycle for the bus master transfer. 16 DioBmGetCounterEventConfig Retrieves the counter event cycle for the bus master transfer. 17 DioBmSetEvent Configures interrupt callback. 18 DioBmKillEvent Deletes the registered interrupt callback. 19 DioBmGetCounter Retrieves the counter value for the bus master transfer. 20 DioBmGetStatus Retrieves the transfer status. 21 DioBmInputDword Reads 32 general purpose digital input pins and stores the data into a double-word variable. 22 DioBmOutputDword Writes 32 general purpose digital output pins. 23 DioBmGetLine Retrieves the status of control signals. 24 DioBmSetLine Controls the control signal. 25 DioBmGetDeviceInfo Retrieves the device information. 26 DioBmSetDeviceConfigEx Configures the transfer mode, transfer data unit, sampling rate, and control signals. *1 27 DioBmGetDeviceConfigEx Retrieves the transfer mode, transfer data unit, sampling rate, and control signals. *1 15

16 No. Function (Continued) 28 DioBmStopEx Suspends a bus master transfer. Suspends the bus master transfer of bus master digital input and bus master digital output on the same board or CardBus card simultaneously. *1 29 DioBmSoftTriggerEx Issues a software trigger command. Simultaneously satisfies the trigger conditions for the bus master digital input and bus master digital output on the same board or CardBus card simultaneously. *1 30 DioBmSetEdgeEventConfig Configures all point input signal interrupt event source. *2 31 DioBmGetEdgeEventConfig Retrieves all point input signal interrupt event source. *2 32 DioBmSetEventEx Configures expansion interrupt events. *2 33 DioBmSetFilter Configures a digital filter. *2 34 DioBmGetFilter Retrieves the digital filter. *2 35 DioBmClearSamplingOutput Clears the status of DMA transfer data output. *2 36 DioBmGetCommonPciDeviceInfo Retrieves the information of the board such as the device ID, resource information, Board ID (RSW1), and so on. Notes: Expansion function for the PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , and LPC/PEX , LPC/PEX Expansion function for the CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , and LPC/PEX

17 4.1.1 DioBmOpen The DioBmOpen function opens a device and enables to access it. It specifies a device number and initializes the device. The configurable device number is a decimal number from 1 through PCI-2172C, PCI-2472C The device number corresponds to the RSW1 value plus 1. The device can be used by specifying the RSW1 value plus 1. - PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX Device number is specified in the range of 17 through 48. When you use a board of PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX , the bus master digital input circuits and bus master digital output circuits are individually initialized as different devices. The device number allocation rule is as follows. Bus master digital input circuits: (RSW1 value * 2) + 17 Bus master digital output circuits: (RSW1 value * 2) + 18 RSW1 Bus Master Digital Input Circuits Bus Master Digital Output Circuits 0h h h F h int DioBmOpen( int ndevice /* Device number*/ );... Parameter ndevice Specifies the device number of the device to control. Return Value The DioBmOpen function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmOpen( 1 ); Open the bus master digital input/output device whose device number is 1. 17

18 4.1.2 DioBmClose The DioBmClose function closes the device and releases the resources. Subsequent accesses to the device are forbidden. int DioBmClose( ); int ndevice /* Device number */ Parameter ndevice Specifies the device number specified by the DioBmOpen function. Return Value The DioBmClose function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmClose( 1 ); Close the device. 18

19 4.1.3 DioBmSetDeviceConfig The DioBmSetDeviceConfig function configures the transfer mode, transfer data unit, sampling rate, and control signals. int DioBmSetDeviceConfig( ); int PDIOBMCONF ndevice, pconf Parameters ndevice Specifies the device number specified by the DioBmOpen function. pconf Points to the DIOBMCONF structure containing operation parameters. Return Value The DioBmSetDeviceConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; DIOBMCONF BmConf; BmConf.dwMode = DIOBM_MODE_SAMPLING; BmConf.dwRedirectWidth = DIOBM_WIDTH_DWORD; BmConf.dwEQConf = 0; BmConf.dwClock = DIOBM_CLK_100K; BmConf.dwSmplNum = 1024; BmConf.dwTimingOption = 0; BmConf.dwSTBConf = 0; BmConf.dwACKConf = 0; BmConf.dwREQConf = 0; BmConf.dwOREConf = 0; BmConf.dwUREConf = 0; nret = DioBmSetDeviceConfig( 1, &BmConf ); Configure functions of the device as follows. Member Parameter Mode dwmode Transfer mode Sampling mode dwredirectwidth Bus master transfer width Double word size dweqconf EQx signal Disabled dwclock Pacer rate 100 khz dwsmplnum Number of samples 1024 dwtimingoption FIFO operation mode Not specified dwstbconf STBx signal Disabled dwackconf ACKx signal Disabled dwreqconf REQx signal Disabled dworeconf ORE1 signal Disabled dwureconf URE2 signal Disabled 19

20 4.1.4 DioBmGetDeviceConfig The DioBmGetDeviceConfig function retrieves the transfer mode, transfer data unit, sampling rate, and control signals. int DioBmGetDeviceConfig( int ndevice, PDIOBMCONF pconf ); Parameters ndevice Specifies the device number specified by the DioBmOpen function. pconf Points to the DIOBMCONF structure to receive the operation parameters. Return Value The DioBmGetDeviceConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; DIOBMCONF BmConf; nret = DioBmGetDeviceConfig( 1, &BmConf ); Receive the operation parameters of the board specified by device number into the BmConf structure. 20

21 4.1.5 DioBmSetBufferConfig The DioBmSetBufferConfig function specifies the bus master transfer buffer. int DioBmSetBufferConfig( ); int void unsigned long ndevice, *pbuffer, dwbuffersize Parameters ndevice Specifies the device number specified by the DioBmOpen function. pbuffer Specifies the base address of the bus master transfer buffer. [32-bit environment] Specifies the base address of buffer on the user application. [64-bit and PAE environments] Specifies -1 to use the physical memory allocated in the Kernel. dwbuffersize Specifies the size of the buffer in byte. Return Value The DioBmSetBufferConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Comments If the number of input/output exceeds than the buffer size, the program returns to the head of the buffer and continues to input/output. With this feature, in the case of output, the program can transfer mass data seamlessly by updating the transferred data region regularly. In the case of input, mass contiguous data can be input by saving the input data in the other region regularly. Concretely, the program monitors the number of DMA transfer by the interrupt event of DMA transfer counter and comparison counter match" or by the DioBmGetCounter function. When half of the total capacity of the buffer is transferred, it updates of saves the data in the buffer. The buffer configured by the DioBmSetBufferConfig function is used as a region for bus master transfer destination or bus master transfer source. 21

22 Example (32-bit environment) int nret; unsigned long dwbuffer[128]; nret = DioBmSetBufferConfig( 1, dwbuffer, 128 * sizeof(unsigned long) ); Specify the bus master transfer buffer. Example (64-bit environment) int nret; void* ptr; unsigned long dwbuffersize; nret = DioBmSetBufferConfig( 1, (void*)-1, 128 * sizeof(unsigned long) ); nret = DioBmGetBufferConfig( 1, &ptr, &dwbuffersize); Specify the bus master transfer buffer and retrieve the buffer address. 22

23 4.1.6 DioBmGetBufferConfig The DioBmGetBufferConfig function retrieves the address and size of the bus master transfer buffer. int DioBmGetBufferConfig ( ); int void unsigned long ndevice, **pbuffer, *pdwbuffersi ze Parameters ndevice Specifies the device number specified by the DioBmOpen function. pbuffer Points to a pointer to receive the base address of the bus master transfer buffer. In 64-bit environment, the initial address of the buffer specified by the DioBmSetBufferConfig function can be retrieved pdwbuffersize Points to a variable to receive the size of the bus master transfer buffer in byte. Return Value The DioBmGetBufferConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; unsigned int *pdwbuffer; unsigned long dwbuffersize; nret = DioBmGetBufferConfig( 1, &pdwbuffer, &dwbuffersize ); Store the configuration of the bus master transfer buffer into the pdwbuffer and dwbuffersize variables. 23

24 4.1.7 DioBmSetTriggerConfig The DioBmSetTriggerConfig function configures the start, suspension, and termination conditions. int DioBmSetTriggerConfig( ); int ndevice, PDIOBMTRIGCONF ptrigconf Parameters ndevice Specifies the device number specified by the DioBmOpen function. ptrigconf Points to the DIOBMTRIGCONF structure containing trigger conditions. Return Value The DioBmSetTriggerConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Comments The trigger functions including the start trigger by the START signal and the end trigger by the END signal are not applied to the second or later start on the PCI-2172C and PCI-2472C. After inputting/outputting data, close the program by the DioBmClose function once. Then, Open it by the DioBmOpen function to input/output the subsequent data. Or, review the external interfaces to use the gated sampling mode or gated pattern output mode. (In these modes, data can be input/output only while the GATE signal is asserted. ) In the PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX and LPC/PEX , trigger conditions are effective for the second or later data transfer without closing the program. The trigger conditions including the start trigger by the START signal and the end trigger by the END signal on the PCI-2172C and PCI-2472C are effective only for the first sampling start after opening and does not applied for the second or later start (by the DioBmStart function). To apply the conditions, close the program once by the DioBmClose function and reconfigure them. Overwriting them by the DioBmSetTriggerConfig function does not solve the problem. Therefore, trigger functions including the start trigger by the START signal and end trigger by the END signal are not applied to the second or later times when the program processes by calling the DioBmStart function multiple times. 24

25 Example int nret; DIOBMTRIGCONF TrigConf; TrigConf.dwSoftTrigger = DIOBM_SOFT_TRIGGER_START; TrigConf.dwStartLine = 0; TrigConf.dwEndLine = DIOBM_LINE_FUNC_ENABLE; TrigConf.dwStopLine = 0; TrigConf.dwTriggerDelayNum = 0; TrigConf.dwPatternEq = 0; TrigConf.dwPatternMask = 0; TrigConf.dwPatternData = 0; nret = DioBmSetTriggerConfig( 1, &TrigConf ); Configure the start, suspension, and termination conditions of transfer of the board specified by device number as follows. Member Condition dwsofttrigger Software trigger Enables software start command. dwstartline STARTx signal trigger Disabled dwendline ENDx signal trigger Disabled (Terminates the transfer at assertion of the END signal.) dwstopline STOPx signal input Disabled dwtriggerdelaynum Number of delay samples 0 (No trigger delay) dwpatterneq Pattern matching trigger Disabled dwpatternmask Pattern matching mask No meanings (Because the pattern matching trigger is disabled.) dwpatterndata Pattern comparison data No meanings (Because the pattern matching trigger is disabled.) 25

26 4.1.8 DioBmGetTriggerConfig The DioBmGetTriggerConfig function retrieves the start, suspension, and termination conditions of transfer. int DioBmGetTriggerConfig( ); int ndevice PDIOBMTRIGCONF ptrigconf Parameters ndevice Specifies the device number specified by the DioBmOpen function. ptrigconf Points to the DIOBMTRIGCONF structure to receive trigger conditions Return Value The DioBmGetTriggerConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; DIOBMTRIGCONF TrigConf; nret = DioBmGetTriggerConfig( 1, &TrigConf ); Retrieve the start, suspension, and termination conditions of transfer of the board specified by device number into the TrigConf structure. 26

27 4.1.9 DioBmStart The DioBmStart function starts a bus master transfer. When the bus master transfer is suspended, this function resumes the bus master transfer. int DioBmStart( ); int ndevice, Parameter ndevice Specifies the device number specified by the DioBmOpen function. Return Value The DioBmStart function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmStart( 1 ); Start the bus master transfer of the board specified by device number. 27

28 DioBmStop The DioBmStop function suspends a bus master transfer. int DioBmStop ( int ); ndevice, Parameter ndevice Specifies the device number specified by the DioBmOpen function. Return Value The DioBmStop function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmStop( 1 ); Suspend the bus master transfer. 28

29 DioBmEnd The DioBmEnd function terminates a bus master transfer. The function is used to terminate output immediately in case of emergency. int DioBmEnd( ); int ndevice, Parameter ndevice Specifies the device number specified by the DioBmOpen function. Return Value The DioBmEnd function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmEnd( 1 ); Terminate the bus master transfer. 29

30 DioBmSoftTrigger The DioBmSoftTrigger function issues a software trigger command. If you use the software trigger, you must enable it by the DioBmSetTriggerConfig function beforehand. int DioBmSoftTrigger( ); Int ndevice, Parameter ndevice Specifies the device number specified by the DioBmOpen function. Return Value The DioBmSoftTrigger function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmSoftTrigger( 1 ); Issue the software trigger command on the board specified by device number. 30

31 DioBmSetEventConfig The DioBmSetEventConfig function configures interrupt edges of signals. int DioBmSetEventConfig( int ndevice, unsigned long dweventconfig ); Parameters ndevice Specifies the device number specified by the DioBmOpen function. dweventconfig Specifies the data to configure interrupt edges of signals. Refer to the following tables. - PCI-2172C, PCI-2472C bit31 through bit8 bit7 bit6 bit5 through bit0 Reserved END signal START signal Reserved - PCI-2772C, CPZ , CPZ bit31 through bit6 bit5 bit4 bit3 bit2 bit1 bit0 Reserved STOP2 signal STOP1 signal EXT22 signal EXT21 signal EXT12 signal EXT11 signal 0: An interrupt occurs at each falling edge of the signal. 1: An interrupt occurs at each rising edge of the signal. Notes: - When the PCI bus is reset, the external reset signal is asserted, or the power is turned on, the setting is set to 0. - When you use the START or END signal event, use the DioBmSetDeviceConfigEx function to assign the EXT11, EXT12, EXT21, or EXT22 signal to the START or END signal. - The CBI/CSI , CBI/CSI , LPC/PEX , and LPC/PEX do not support this function. Return Value The DioBmSetEventConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; nret = DioBmSetEventConfig( 1, 0x00 ); Configure the interrupt edge of the signal of the board specified by device number as follows: - START signal: An interrupt occurs at each falling edge of the signal. - END signal: An interrupt occurs at each falling edge of the signal. 31

32 DioBmGetEventConfig The DioBmGetEventConfig function retrieves interrupt edges of signals. int DioBmGetEventConfig( int ndevice unsigned long *pdweventconfig ); Parameters ndevice Specifies the device number specified by the DioBmOpen function. pdweventconfig Points to a variable to receive the interrupt edges of signal configurations. - PCI-2172C, PCI-2472C bit31 through bit8 bit7 bit6 bit5 through bit0 Reserved END signal START signal Reserved - PCI-2772C, CPZ , CPZ bit31 through bit6 bit5 bit4 bit3 bit2 bit1 bit0 Reserved STOP2 signal STOP1 signal EXT22 signal EXT21 signal EXT12 signal EXT11 signal 0: The interrupt occurs at the falling edge ( High to Low ). 1: The interrupt occurs at the rising edge ( Low to High ). The CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX does not support this function. Return Value The DioBmGetEventConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; unsigned long dweventconfig; nret = DioBmGetEventConfig( 1, &dweventconfig ); Store the interrupt edge of the signal to dweventconfig. 32

33 DioBmSetCounterEventConfig The DioBmSetCounterEventConfig function configures a counter event cycle for the bus master transfer. int DioBmSetCounterEventConfig( ); int unsigned long ndevice, dwcounter Parameters ndevice Specifies the device number specified by the DioBmOpen function. dwcounter Comparison counter setting value Specify the number of counter match events. - PCI -2172C, PCI -2472C Specifies a counter event cycle based on the transfer count. The I/O counter event (DIOBM_EV_EXEQ) and DMA counter event (DIOBM_EV_INEQ) occur at the specified cycle. You can set the value to 0 or power of 2. The following table shows the minimum setting value of the bus master transfer width. If you specify the power of 2, the following condition is effective. Width Minimum Setting Value DWORD 1 WORD 2 BYTE 4 If you specify 0, each operation is different depending on the transfer width. Transfer Width DWORD No event available WORD No event available BYTE An I/O counter event occurs at every counts. The default setting is 0. 33

34 - PCI-2772C, CPZ , CPZ , CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX The configurable range is from 0 through (0h through FFFFFFFFh). When the input/output counter match event is used, the value is configured by number. When the DMA counter match event is used, the value is configured by bytes. Specifies a counter event cycle based on the transfer count. The I/O counter event (DIOBM_EV_EXEQ) or DMA counter event (DIOBM_EV_INEQ) occurs at the specified cycle. The DIOBM_EV_EXEQ and DIOBM_EV_INEQ events cannot be unmasked simultaneously when they are unmasked by the DioBmSetEvent function. When the value matches with input/output counter, EQ1 or EQ2 signal is output (low). To use the match detection output function, call the DioBmSetDeviceConfigEx function and enable the match detection output function of EQ1 and EQ2 signals. (The EQ signal is not output at the DMA counter match. Only interrupt even is generated. ) Return Value The DioBmSetCounterEventConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Comments - The DioBmSetEvent function is used to retrieve the event. - The EQ1 or EQ2 signal can be asserted (low) when the event occurs. To enable the comparator output function, call the DioBmSetDeviceConfig function Example int nret; nret = DioBmSetCounterEventConfig( 1, 1024 ); Configure the counter event cycle to

35 DioBmGetCounterEventConfig The DioBmGetCounterEventConfig function retrieves the counter event cycle for the bus master transfer. int DioBmGetCounterEventConfig( ); int unsigned long ndevice, *pdwcounter Parameters ndevice Specifies the device number specified by the DioBmOpen function. pdwcounter Points to a variable to receive a counter event cycle. Return Value The DioBmGetCounterEventConfig function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; unsigned long dwcounter; nret = DioBmGetCounterEventConfig( 1, &dwcounter ); Retrieve the counter event cycle to dwcounter. 35

36 DioBmSetEvent The DioBmSetEvent function configures interrupt callback. int DioBmSetEvent( int ndevice, unsigned long dweventmask, LPDIOBMCALLBACK lpeventproc, unsigned long dwuser, unsigned long *pdweventdata ); Parameters ndevice Specifies the device number specified by the DioBmOpen function. dweventmask Specifies event sources to use. When you specify two or more event sources, use the following codes by using OR operators or plus operators. - PCI -2172C, PCI-2472C Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_START_LINE START1 or START2 signal event DIOBM_EV_END_LINE END1 or END2 signal event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_STOP STOP1 or STOP2 signal event (only when STOP1 or STOP2 signal is enabled) DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ Data I/O counter and comparison comparator match DIOBM_EV_INEQ DMA counter and comparator counter match - PCI-2772C, CPZ , CPZ Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_STOP1 STOP1 signal event DIOBM_EV_STOP2 STOP2 signal event DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ I/O counter event DIOBM_EV_INEQ DMA counter event DIOBM_EV_EXT11 EXT11 signal event DIOBM_EV_EXT12 EXT12 signal event DIOBM_EV_EXT21 EXT21 signal event DIOBM_EV_EXT22 EXT22 signal event DIOBM_EV_EDGE All point input event * 36

37 Notes: - When you use the START or END signal event, use the DioBmSetDeviceConfigEx function to assign the EXT11, EXT12, EXT21, or EXT22 signal to the START or END signal. - To use the counter interrupt, set the counter event by using the DioBmSetCounterEventConfig function. - The All point input event (DIOBM_EV_EDGE) is applicable only the CPZ and CPZ CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ I/O counter event DIOBM_EV_INEQ DMA counter and comparator counter match DIOBM_EV_EDGE All point input event * Notes: - To use the START or END signal event, enable the edge event of the input pin with START or END signal by the DioBmSetDeviceConfig function. - Configure the comparator counter by the DioBmSetCounterEventConfig function. - When the all point input event is used, all the interrupt sources are disabled in default configuration. Therefore, the detailed event sources such as rising/falling edge, input pin need to be configured by the DioBmSetEdgeEventConfig function. lpeventproc Points to the callback routine to call when an event occurs. If you do not use event notification, specify it as follows: - NULL (C) - nil (Kylix) dwuser Specifies the user-supplied data passed to the callback routine when the events occur. 37

38 pdweventdata Points to a variable to receive event sources occurred. When an event occurs, the following code is set to the corresponding bit. - PCI-2172C, PCI-2472C Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_START_LINE START1 or START2 signal event DIOBM_EV_END_LINE END1 or END2 signal event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_STOP STOP1 or STOP2 signal event (only when STOP1 or STOP2 signal is enabled) DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ Data I/O counter and comparison comparator match DIOBM_EV_INEQ DMA counter and comparator counter match - PCI-2772C, CPZ , CPZ Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_STOP1 STOP1 signal event DIOBM_EV_STOP2 STOP2 signal event DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ I/O counter event DIOBM_EV_INEQ DMA counter event DIOBM_EV_EXT11 EXT11 signal event DIOBM_EV_EXT12 EXT12 signal event DIOBM_EV_EXT21 EXT21 signal event DIOBM_EV_EXT22 EXT22 signal event DIOBM_EV_EDGE All point input event * Note: When you use the START or END signal event, use the DioBmSetDeviceConfigEx function to assign the EXT11, EXT12, EXT21, or EXT22 signal to the START or END signal. When the interrupt event of EXT signal to which the START of END signal is assigned is enabled, an interrupt event is generated. The All point input event (DIOBM_EV_EDGE) is applicable only the CPZ and CPZ

39 - CBI/CSI , CBI/CSI , LPC/PEX , LPC/PEX Bit Code DIOBM_EV_ENDTRG End of transfer event DIOBM_EV_DTRG Trigger delay event DIOBM_EV_START_TRG Start of transfer event DIOBM_EV_DMAEND End of DMA event DIOBM_EV_FIFO_EFFF FIFO full/empty event DIOBM_EV_OREURE Over-run/under-run error event DIOBM_EV_EXEQ I/O counter event DIOBM_EV_INEQ DMA counter and comparator counter match DIOBM_EV_EDGE All point input event * Notes: - To use the START or END signal event, enable the edge event of the input pin with START or END signal by the DioBmSetDeviceConfig function. - Configure the comparator counter by the DioBmSetCounterEventConfig function. - When the all point input event is used, all the interrupt sources are disabled in default configuration. Therefore, the detailed event sources such as rising/falling edge, input pin need to be configured by the DioBmSetEdgeEventConfig function. Return Value The DioBmSetEvent function returns DIOBM_ERROR_SUCCESS if the process is successfully completed. Otherwise, this function returns other codes. Please refer to the error codes. Example int nret; unsigned long dweventdata; nret = DioBmSetEvent( 1, DIOBM_EV_ENDTRG, EventProc, 0, &dweventdata ); Configure the interrupt events of the board specified by device name as follows. Condition Event End of transfer Callback routine Not specified User data Disabled (because of no callback routine) Event buffer dweventdata 39

System Monitoring Library Linux Driver Software for Classembly Devices(R)

System Monitoring Library Linux Driver Software for Classembly Devices(R) IFCPMGR.LIN System Monitoring Library Linux Driver Software for Classembly Devices(R) Help for Linux www.interface.co.jp Contents Chapter 1 Introduction 3 1.1 Overview...3 1.2 Features...3 Chapter 2 Product

More information

COM(PCI/C-PCI)Linux/RT GPH Asynchronous Serial Comunications Driver Software for Linux/RTLinux. Help for Linux.

COM(PCI/C-PCI)Linux/RT GPH Asynchronous Serial Comunications Driver Software for Linux/RTLinux. Help for Linux. COM(PCI/C-PCI)Linux/RT GPH-4141 Asynchronous Serial Comunications Driver Software for Linux/RTLinux Help for Linux www.interface.co.jp -Contents- GPH-4141 Help for Linux Chapter 1 Introduction 4 1.1 Overview...4

More information

Summer 2003 Lecture 21 07/15/03

Summer 2003 Lecture 21 07/15/03 Summer 2003 Lecture 21 07/15/03 Simple I/O Devices Simple i/o hardware generally refers to simple input or output ports. These devices generally accept external logic signals as input and allow the CPU

More information

CS 326 Operating Systems C Programming. Greg Benson Department of Computer Science University of San Francisco

CS 326 Operating Systems C Programming. Greg Benson Department of Computer Science University of San Francisco CS 326 Operating Systems C Programming Greg Benson Department of Computer Science University of San Francisco Why C? Fast (good optimizing compilers) Not too high-level (Java, Python, Lisp) Not too low-level

More information

LAP-B(PCI/C-PCI) GPF LAP-B Communications Driver Software for for Windows. Help for Windows.

LAP-B(PCI/C-PCI) GPF LAP-B Communications Driver Software for for Windows. Help for Windows. LAP-B(PCI/C-PCI) GPF-4115 LAP-B Communications Driver Software for for Windows Help for Windows www.interface.co.jp Contents Chapter 1 Introduction 4 1.1 Overview4 1.2 Features.4 Chapter 2 Product Specifications

More information

Key Switch Control Software Windows driver software for Touch Panel Classembly Devices

Key Switch Control Software Windows driver software for Touch Panel Classembly Devices IFKSMGR.WIN Key Switch Control Software Windows driver software for Touch Panel Classembly Devices Help for Windows www.interface.co.jp Contents Chapter 1 Introduction 3 1.1 Overview... 3 1.2 Features...

More information

CARRIER-SW-82. Linux Device Driver. IPAC Carrier Version 2.2.x. User Manual. Issue November 2017

CARRIER-SW-82. Linux Device Driver. IPAC Carrier Version 2.2.x. User Manual. Issue November 2017 The Embedded I/O Company CARRIER-SW-82 Linux Device Driver IPAC Carrier Version 2.2.x User Manual Issue 2.2.0 November 2017 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany Phone: +49 (0)

More information

Windows Device Driver and API Reference Manual

Windows Device Driver and API Reference Manual Windows Device Driver and API Reference Manual 797 North Grove Rd, Suite 101 Richardson, TX 75081 Phone: (972) 671-9570 www.redrapids.com Red Rapids Red Rapids reserves the right to alter product specifications

More information

System Monitoring Library Windows driver software for Classembly Devices

System Monitoring Library Windows driver software for Classembly Devices IFCPMGR.WIN System Monitoring Library Windows driver software for Classembly Devices www.interface.co.jp Contents Chapter 1 Introduction 3 1.1 Overview...3 1.2 Features...3 Chapter 2 Product Specifications

More information

Release Notes CCURDSCC (WC-AD3224-DS)

Release Notes CCURDSCC (WC-AD3224-DS) Release Notes CCURDSCC (WC-AD3224-DS) Driver ccurdscc (WC-AD3224-DS) Rev 6.3 OS RedHawk Rev 6.3 Vendor Concurrent Computer Corporation Hardware PCIe 32-Channel Delta Sigma Converter Card (CP-AD3224-DS)

More information

PCI-4IPM Revision C. Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA

PCI-4IPM Revision C. Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA PCI-4IPM Revision C Second Generation Intelligent IP Carrier for PCI Systems Up to Four IndustryPack Modules Dual Ported SRAM, Bus Master DMA REFERENCE MANUAL 781-21-000-4000 Version 2.1 April 2003 ALPHI

More information

EWF Management Software Windows driver software for Classembly Devices /Industrial Controller

EWF Management Software Windows driver software for Classembly Devices /Industrial Controller IFEWF.WIN EWF Management Software Windows driver software for Classembly Devices /Industrial Controller Help for Windows www.interface.co.jp Contents Chapter 1 Introduction...3 1.1 Overview... 3 1.2 Features...

More information

System Monitoring Library Windows Driver Software for Industrial Controllers

System Monitoring Library Windows Driver Software for Industrial Controllers IFPMGR.WIN System Monitoring Library Windows Driver Software for Industrial ontrollers Help for Windows www.interface.co.jp ontents hapter 1 Introduction...4 1.1 Overview... 4 1.2 Features... 4 hapter

More information

Mon Sep 17, 2007 Lecture 3: Process Management

Mon Sep 17, 2007 Lecture 3: Process Management Mon Sep 17, 2007 Lecture 3: Process Management September 19, 2007 1 Review OS mediates between hardware and user software QUIZ: Q: Name three layers of a computer system where the OS is one of these layers.

More information

ENGR 3950U / CSCI 3020U Midterm Exam SOLUTIONS, Fall 2012 SOLUTIONS

ENGR 3950U / CSCI 3020U Midterm Exam SOLUTIONS, Fall 2012 SOLUTIONS SOLUTIONS ENGR 3950U / CSCI 3020U (Operating Systems) Midterm Exam October 23, 2012, Duration: 80 Minutes (10 pages, 12 questions, 100 Marks) Instructor: Dr. Kamran Sartipi Question 1 (Computer Systgem)

More information

Chapter 3 Process Description and Control

Chapter 3 Process Description and Control Operating Systems: Internals and Design Principles Chapter 3 Process Description and Control Seventh Edition By William Stallings Example of Standard API Consider the ReadFile() function in the Win32 API

More information

ATC-AD8100K. 8 Channel 100 khz Simultaneous Burst A/D in 16 bits IndustryPack Module REFERENCE MANUAL Version 1.

ATC-AD8100K. 8 Channel 100 khz Simultaneous Burst A/D in 16 bits IndustryPack Module REFERENCE MANUAL Version 1. ATC-AD8100K 8 Channel 100 khz Simultaneous Burst A/D in 16 bits IndustryPack Module REFERENCE MANUAL 791-16-000-4000 Version 1.6 May 2003 ALPHI TECHNOLOGY CORPORATION 6202 S. Maple Avenue #120 Tempe, AZ

More information

Figure 1.0 ULTRA 22C Board Layout JP1 JP5. Table 1.0 Default Jumper Settings

Figure 1.0 ULTRA 22C Board Layout JP1 JP5. Table 1.0 Default Jumper Settings UltraStor ULTRA 22C Quick Setup Memory Expansion Board Connector Figure 1.0 ULTRA 22C Board Layout J4 :::::::::::::::::::::::::::::: : : :::::::::: :::::::::: ::::::::::::::::: 2 P6 1 JP3 1 J2 1 J1 1 J3

More information

The Embedded I/O Company TIP700-SW-82 Linux Device Driver User Manual TEWS TECHNOLOGIES GmbH TEWS TECHNOLOGIES LLC

The Embedded I/O Company TIP700-SW-82 Linux Device Driver User Manual TEWS TECHNOLOGIES GmbH TEWS TECHNOLOGIES LLC The Embedded I/O Company TIP700-SW-82 Linux Device Driver Digital Output 24V DC Version 1.2.x User Manual Issue 1.2.1 February 2009 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 Phone: +49 (0) 4101 4058 0 25469

More information

DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, Ca Fax Est.

DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, Ca Fax Est. DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, Ca 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 User Manual PMC-PARALLEL-TTL-BA16 Digital Parallel Interface

More information

Installation & Reference Guide

Installation & Reference Guide Installation & Reference Guide DOC. REV. 7/31/2015 VersaAPI VersaLogic Application Programming Interface WWW.VERSALOGIC.COM 12100 SW Tualatin Road Tualatin, OR 97062-7341 (503) 747-2261 Fax (971) 224-4708

More information

Allen-Bradley Spares

Allen-Bradley Spares 1 Because of the variety of uses for this product and because of the differences between solid state products and electromechanical products, those responsible for applying and using this product must

More information

CompuScope bit, 100 MHz digital input card for the PCI bus

CompuScope bit, 100 MHz digital input card for the PCI bus CompuScope 3200 32 bit, 100 MHz digital input card for the PCI bus Fast and versatile digital capture card with logic analyzer characteristics for electronic test applications. FEATURES Capture 32 bits

More information

Table of Contents. mlan Control Panel s Manual...2

Table of Contents. mlan Control Panel s Manual...2 Table of Contents mlan Control Panel s Manual...2 What is mlan Control Panel?... 2 Starting mlan Control Panel... 2 mlan Control Panel menu... 3 mlan Control Panel window... 4 ASIO mlan Driver s Manual...12

More information

PCI-3E Manual. PCI Interface Card for Three Incremental Encoders with I/O Port. Revision: /26/2006

PCI-3E Manual. PCI Interface Card for Three Incremental Encoders with I/O Port. Revision: /26/2006 PCI-3E Manual PCI Interface Card for Three Incremental Encoders with I/O Port Revision: 1.01 2/26/2006 1 Table of Contents 1 Introduction 6 1.1 Purpose 6 1.2 Scope 6 2 Installation Instructions 7 2.1 Windows

More information

DM6420 Driver for Linux User s Manual Version 2.01.xx

DM6420 Driver for Linux User s Manual Version 2.01.xx User s Manual Version 2.01.xx SWM-640010014 rev C ISO9001 and AS9100 Certified RTD Embedded Technologies, INC. 103 Innovation Blvd. State College, PA 16803-0906 Phone: +1-814-234-8087 FAX: +1-814-234-5218

More information

TIP675-SW-82. Linux Device Driver. 48 TTL I/O Lines with Interrupts Version 1.2.x. User Manual. Issue November 2013

TIP675-SW-82. Linux Device Driver. 48 TTL I/O Lines with Interrupts Version 1.2.x. User Manual. Issue November 2013 The Embedded I/O Company TIP675-SW-82 Linux Device Driver 48 TTL I/O Lines with Interrupts Version 1.2.x User Manual Issue 1.2.5 November 2013 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek, Germany

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 PciLvds2R/T Driver Documentation Win32 Driver Model Revision A

More information

Mod5234 Interrupt Controllers Application Note

Mod5234 Interrupt Controllers Application Note Mod5234 Interrupt Controllers Application Note Revision 1.0 June 22, 2007 Document Status: Second Release Table of Contents Introduction 3 General Procedure 3 Peripheral Module Configuration 4 Interrupt

More information

Topics. Interfacing chips

Topics. Interfacing chips 8086 Interfacing ICs 2 Topics Interfacing chips Programmable Communication Interface PCI (8251) Programmable Interval Timer (8253) Programmable Peripheral Interfacing - PPI (8255) Programmable DMA controller

More information

Architecture Specification

Architecture Specification PCI-to-PCI Bridge Architecture Specification, Revision 1.2 June 9, 2003 PCI-to-PCI Bridge Architecture Specification Revision 1.1 December 18, 1998 Revision History REVISION ISSUE DATE COMMENTS 1.0 04/05/94

More information

Frequently Asked Questions

Frequently Asked Questions LAN91C111 Frequently Asked Questions 10/100 Non-PCI Ethernet Single Chip MAC and PHY IMPLEMENTATION Q: What is the minimum cycle time for each read and write access (synchronous, asynchronous, burst, non-burst)?

More information

Using HAL Device Drivers with the Altera Monitor Program. 1 Introduction. For Quartus II 13.1

Using HAL Device Drivers with the Altera Monitor Program. 1 Introduction. For Quartus II 13.1 Using HAL Device Drivers with the Altera Monitor Program For Quartus II 13.1 1 Introduction This tutorial shows how to develop C programs that use device driver functions for the I/O devices in a Nios

More information

8086 Interrupts and Interrupt Responses:

8086 Interrupts and Interrupt Responses: UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 PB3Oseh Driver Documentation Win32 Driver Model Revision A Corresponding

More information

Introduction to Operating Systems Prof. Chester Rebeiro Department of Computer Science and Engineering Indian Institute of Technology, Madras

Introduction to Operating Systems Prof. Chester Rebeiro Department of Computer Science and Engineering Indian Institute of Technology, Madras Introduction to Operating Systems Prof. Chester Rebeiro Department of Computer Science and Engineering Indian Institute of Technology, Madras Week - 01 Lecture - 03 From Programs to Processes Hello. In

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 PmcB2B Driver Documentation Win32 Driver Model Revision A Corresponding

More information

M16C/62 APPLICATION NOTE. Using the M16C/62 DMAC in Forward Source Mode. 1.0 Abstract. 2.0 Introduction

M16C/62 APPLICATION NOTE. Using the M16C/62 DMAC in Forward Source Mode. 1.0 Abstract. 2.0 Introduction APPLICATION NOTE M16C/62 1.0 Abstract The following article introduces and shows an example of how to use the DMAC function of the M16C/62 with a forward counting source address and fixed destination address.

More information

TMS470R1x Serial Communication Interface (SCI) Reference Guide

TMS470R1x Serial Communication Interface (SCI) Reference Guide TMS470R1x Serial Communication Interface (SCI) Reference Guide Literature Number: SPNU196A September 2002 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to

More information

BASIC COMPUTER ORGANIZATION. Operating System Concepts 8 th Edition

BASIC COMPUTER ORGANIZATION. Operating System Concepts 8 th Edition BASIC COMPUTER ORGANIZATION Silberschatz, Galvin and Gagne 2009 Topics CPU Structure Registers Memory Hierarchy (L1/L2/L3/RAM) Machine Language Assembly Language Running Process 3.2 Silberschatz, Galvin

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 PciLvds8R/T Driver Documentation Win32 Driver Model Revision A

More information

CS240: Programming in C

CS240: Programming in C CS240: Programming in C Lecture 6: Recursive Functions. C Pre-processor. Cristina Nita-Rotaru Lecture 6/ Fall 2013 1 Functions: extern and static Functions can be used before they are declared static for

More information

Application Note: AN00152 xscope - Bi-Directional Endpoint

Application Note: AN00152 xscope - Bi-Directional Endpoint Application Note: AN00152 xscope - Bi-Directional Endpoint This application note shows how to create a simple example which uses the XMOS xscope application trace system to provide bi-directional communication

More information

With regard to operating systems the kernel consists of the most frequently used functions in the operating system and it kept in main memory.

With regard to operating systems the kernel consists of the most frequently used functions in the operating system and it kept in main memory. CS 320 Ch 8 Operating Systems An operating system controls execution of applications and acts as an interface between the user and the computer. A typical OS provides the following services: Program Creation

More information

DYNAMIC ENGINEERING 150 DuBois, Suite C, Santa Cruz, CA Fax Est

DYNAMIC ENGINEERING 150 DuBois, Suite C, Santa Cruz, CA Fax Est DYNAMIC ENGINEERING 150 DuBois, Suite C, Santa Cruz, CA 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 IpPlr Driver Documentation Win32 Driver Model Revision B Corresponding

More information

Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to

Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to handle the STM32 peripheral data transfers. 1 The Direct

More information

CompuScope 3200C. 32 bit, 100 MHz digital input card for the CompactPCI/PXI bus. Features. We offer the widest range

CompuScope 3200C. 32 bit, 100 MHz digital input card for the CompactPCI/PXI bus.   Features. We offer the widest range We offer the widest range of high-speed digitizers and instrumentation cards CompuScope 3200C 32 bit, 100 MHz digital input card for the CompactPCI/PXI bus available on the market today. Our powerful PC-based

More information

PCI-HPDI32A-COS User Manual

PCI-HPDI32A-COS User Manual PCI-HPDI32A-COS User Manual Preliminary 8302A Whitesburg Drive Huntsville, AL 35802 Phone: (256) 880-8787 Fax: (256) 880-8788 URL: www.generalstandards.com E-mail: support@generalstandards.com User Manual

More information

TCP866-SW-82. Linux Device Driver. User Manual. The Embedded I/O Company. 8 Channel Serial PMC Version 1.0.x. Issue 1.

TCP866-SW-82. Linux Device Driver. User Manual. The Embedded I/O Company. 8 Channel Serial PMC Version 1.0.x. Issue 1. The Embedded I/O Company TCP866-SW-82 Linux Device Driver 8 Channel Serial PMC Version 1.0.x User Manual Issue 1.0 December 2003 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek / Germany Phone: +49-(0)4101-4058-0

More information

UC Santa Barbara. Operating Systems. Christopher Kruegel Department of Computer Science UC Santa Barbara

UC Santa Barbara. Operating Systems. Christopher Kruegel Department of Computer Science UC Santa Barbara Operating Systems Christopher Kruegel Department of Computer Science http://www.cs.ucsb.edu/~chris/ Input and Output Input/Output Devices The OS is responsible for managing I/O devices Issue requests Manage

More information

DYNAMIC ENGINEERING 150 DuBois St., Suite C Santa Cruz, CA Fax Est.

DYNAMIC ENGINEERING 150 DuBois St., Suite C Santa Cruz, CA Fax Est. DYNAMIC ENGINEERING 150 DuBois St., Suite C Santa Cruz, CA 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 IpTest WDF Driver Documentation For the IP-Test module Developed

More information

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers

Application Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers Application Note, V1.0, Jul. 2006 AP16095 XC16x Interfacing the XC16x Microcontroller to a Serial SPI EEPROM Microcontrollers Edition 2006-07-10 Published by Infineon Technologies AG 81726 München, Germany

More information

Computer Architecture CS 355 Busses & I/O System

Computer Architecture CS 355 Busses & I/O System Computer Architecture CS 355 Busses & I/O System Text: Computer Organization & Design, Patterson & Hennessy Chapter 6.5-6.6 Objectives: During this class the student shall learn to: Describe the two basic

More information

TPMC810. Isolated 2x CAN Bus. Version 1.1. User Manual. Issue June 2009

TPMC810. Isolated 2x CAN Bus. Version 1.1. User Manual. Issue June 2009 The Embedded I/O Company TPMC810 Isolated 2x CAN Bus Version 1.1 User Manual Issue 1.1.6 June 2009 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek / Germany Phone: +49-(0)4101-4058-0 Fax: +49-(0)4101-4058-19

More information

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester

Operating System: Chap13 I/O Systems. National Tsing-Hua University 2016, Fall Semester Operating System: Chap13 I/O Systems National Tsing-Hua University 2016, Fall Semester Outline Overview I/O Hardware I/O Methods Kernel I/O Subsystem Performance Application Interface Operating System

More information

1 Do not confuse the MPU with the Nios II memory management unit (MMU). The MPU does not provide memory mapping or management.

1 Do not confuse the MPU with the Nios II memory management unit (MMU). The MPU does not provide memory mapping or management. Nios II MPU Usage March 2010 AN-540-1.0 Introduction This application note covers the basic features of the Nios II processor s optional memory protection unit (MPU), describing how to use it without the

More information

Linux DRM Developer s Guide

Linux DRM Developer s Guide Linux DRM Developer s Guide Linux DRM Developer s Guide Copyright 2008 Intel Corporation (Jesse Barnes ) The contents of this file may be used under the terms of the GNU General

More information

Introduction to I/O. 1-Slide Overview to File Management

Introduction to I/O. 1-Slide Overview to File Management Introduction to I/O 1-Slide Overview to File Management I/O Hardware I/O Application Interface I/O Subsystem Issues Note: much material in this set of slides comes directly from Solomon&Russinovich, Inside

More information

IP-AD Channel 500 khz Simultaneous IndustryPack Module REFERENCE MANUAL Version 1.4 June 2003

IP-AD Channel 500 khz Simultaneous IndustryPack Module REFERENCE MANUAL Version 1.4 June 2003 IP-AD4500 4 Channel 500 khz Simultaneous IndustryPack Module REFERENCE MANUAL 799-14-000-4000 Version 1.4 June 2003 ALPHI TECHNOLOGY CORPORATION 6202 S. Maple Avenue #120 Tempe, AZ 85283 USA Tel: (480)

More information

TPMC860-SW-82. Linux Device Driver. 4 Channel Isolated Serial Interface RS232 Version 1.4.x. User Manual. Issue 1.4.

TPMC860-SW-82. Linux Device Driver. 4 Channel Isolated Serial Interface RS232 Version 1.4.x. User Manual. Issue 1.4. The Embedded I/O Company TPMC860-SW-82 Linux Device Driver 4 Channel Isolated Serial Interface RS232 Version 1.4.x User Manual Issue 1.4.4 December 2011 TEWS TECHNOLOGIES GmbH Am Bahnhof 7 25469 Halstenbek,

More information

DYNAMIC ENGINEERING. 150 DuBois, Suite C Santa Cruz, CA (831) Fax (831) Est.

DYNAMIC ENGINEERING. 150 DuBois, Suite C Santa Cruz, CA (831) Fax (831) Est. DYNAMIC ENGINEERING 150 DuBois, Suite C Santa Cruz, CA 95060 (831) 457-8891 Fax (831) 457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 PMC Biserial S311 Software Manual Driver Documentation Developed

More information

CompuScope bit, 100 MHz digital input card for the PCI bus. Features. We offer the widest range

CompuScope bit, 100 MHz digital input card for the PCI bus.   Features. We offer the widest range We offer the widest range of high-speed digitizers CompuScope 3200 32 bit, 100 MHz digital input card for the PCI bus and instrumentation cards available on the market today. Our powerful PC-based instrumentation

More information

AD12-16(PCI)EV. Features. Analog Input Board for PCI AD12-16(PCI)EV 1. Ver.1.02

AD12-16(PCI)EV. Features. Analog Input Board for PCI AD12-16(PCI)EV 1. Ver.1.02 Analog Input Board for PCI AD2-6(PCI)EV * s, color and design of the products are subject to change without notice. This product is PCI-compliant interface boards that convert analog input signals to digital

More information

SysGauge SYSTEM MONITOR. User Manual. Version 4.7. Apr Flexense Ltd.

SysGauge SYSTEM MONITOR. User Manual. Version 4.7. Apr Flexense Ltd. SysGauge SYSTEM MONITOR User Manual Version 4.7 Apr 2018 www.sysgauge.com info@flexense.com 1 1 SysGauge Product Overview...3 2 SysGauge Product Versions...6 3 Product Installation...7 4 System Monitor

More information

PCM PC/ bit Digital I/O Module. User Manual

PCM PC/ bit Digital I/O Module. User Manual PCM-3724 PC/104 48-bit Digital I/O Module User Manual Copyright This documentation and the software included with this product are copyrighted 2008 by Advantech Co., Ltd. All rights are reserved. Advantech

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 User Manual PCI LVDS 8R Driver Documentation Revision A Corresponding

More information

Operating Systems. System calls. Guillaume Salagnac. Fall Insa-Lyon IST Semester

Operating Systems. System calls. Guillaume Salagnac. Fall Insa-Lyon IST Semester Operating Systems System calls Guillaume Salagnac Insa-Lyon IST Semester Fall 2018 2/36 Previously on IST-OPS Application 1 Application 2 OS Kernel Hardware The CPU implements the Von Neumann cycle executes

More information

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

2. List the five interrupt pins available in INTR, TRAP, RST 7.5, RST 6.5, RST 5.5. DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6502- MICROPROCESSORS AND MICROCONTROLLERS UNIT I: 8085 PROCESSOR PART A 1. What is the need for ALE signal in

More information

CPCI-SIP-PLX. Slave 2- IndustryPack Carrier for 3U CompactPCI systems REFERENCE MANUAL Version 1.2 August 2008

CPCI-SIP-PLX. Slave 2- IndustryPack Carrier for 3U CompactPCI systems REFERENCE MANUAL Version 1.2 August 2008 CPCI-SIP-PLX Slave 2- IndustryPack Carrier for 3U CompactPCI systems REFERENCE MANUAL 824-12-000-4000 Version 1.2 August 2008 ALPHI TECHNOLOGY CORPORATION 1898 E. Southern Avenue Tempe, AZ 85282 USA Tel:

More information

82V391x / 8V893xx WAN PLL Device Families Device Driver User s Guide

82V391x / 8V893xx WAN PLL Device Families Device Driver User s Guide 82V391x / 8V893xx WAN PLL Device Families Device Driver Version 1.2 April 29, 2014 Table of Contents 1. Introduction... 1 2. Software Architecture... 2 2.1. Overview... 2 2.2. Hardware Abstraction Layer

More information

E Series Multifunction I/O 1.25 MS/s, 12-Bit, 16 or 64 Analog Inputs

E Series Multifunction I/O 1.25 MS/s, 12-Bit, 16 or 64 Analog Inputs E Series Multifunction I/O 1.25 MS/s, 12-Bit, 16 or 64 Inputs Families (E-1) Families (E-1) Family (MIO-16E-1) PCI-MIO-16E-1 PXI- AT-MIO-16E-1 Family (MIO-64E-1) PCI- PXI- VXI-MIO-64E-1 Input 16 single-ended,

More information

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types:

Interrupt is a process where an external device can get the attention of the microprocessor. Interrupts can be classified into two types: 8085 INTERRUPTS 1 INTERRUPTS Interrupt is a process where an external device can get the attention of the microprocessor. The process starts from the I/O device The process is asynchronous. Classification

More information

Definition: An operating system is the software that manages resources

Definition: An operating system is the software that manages resources 13-1 Operating Systems 13-1 Definition: An operating system is the software that manages resources in a computer. Resources A resource is (usually) hardware that needs to be accessed. There are rules for

More information

DATENBLATT ADA16-32/2(PCI)F. HABEN SIE FRAGEN ODER WÜNSCHEN SIE EIN INDIVIDUELLES ANGEBOT? Unser Team berät Sie gerne persönlich.

DATENBLATT ADA16-32/2(PCI)F. HABEN SIE FRAGEN ODER WÜNSCHEN SIE EIN INDIVIDUELLES ANGEBOT? Unser Team berät Sie gerne persönlich. DATENBLATT ADA16-32/2(PCI)F HABEN SIE FRAGEN ODER WÜNSCHEN SIE EIN INDIVIDUELLES ANGEBOT? Unser Team berät Sie gerne persönlich. TELEFON + 49 (0) 81 41/36 97-0 TELEFAX + 49 (0) 81 41/36 97-30 E-MAIL info@plug-in.de

More information

These three counters can be programmed for either binary or BCD count.

These three counters can be programmed for either binary or BCD count. S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.

More information

SD Card Controller IP Specification

SD Card Controller IP Specification SD Card Controller IP Specification Marek Czerski Friday 30 th August, 2013 1 List of Figures 1 SoC with SD Card IP core................................ 4 2 Wishbone SD Card Controller IP Core interface....................

More information

SIMATIC Industrial software Readme SIMATIC S7-PLCSIM Advanced V2.0 SP1 Readme

SIMATIC Industrial software Readme SIMATIC S7-PLCSIM Advanced V2.0 SP1 Readme SIMATIC Industrial software Readme General information Content This Readme file contains information about SIMATIC S7-PLCSIM Advanced V2.0 SP1. The information should be considered more up-to-date than

More information

LabWindows Guidelines for Interrupt and DMA Programming in Loadable Object Modules

LabWindows Guidelines for Interrupt and DMA Programming in Loadable Object Modules LabWindows Guidelines for Interrupt and DMA Programming in Loadable Object Modules December 1992 Edition Part Number 320412-01 Copyright 1992 National Instruments Corporation. All Rights Reserved. National

More information

Features. High-Speed Analog Input Board for PCI AD12-16U(PCI)EH. High-Speed & Resolution Analog Input Board for PCI AD16-16U(PCI)EH

Features. High-Speed Analog Input Board for PCI AD12-16U(PCI)EH. High-Speed & Resolution Analog Input Board for PCI AD16-16U(PCI)EH High-Speed Analog Input Board for PCI AD12-16U(PCI)EH High-Speed & Resolution Analog Input Board for PCI AD16-16U(PCI)EH with Driver Library [API-PAC(W32)] AD12-16U(PCI)EH and AD16-16U(PCI)EH are PCI-compliant

More information

University of Colorado at Colorado Springs CS4500/ Fall 2018 Operating Systems Project 1 - System Calls and Processes

University of Colorado at Colorado Springs CS4500/ Fall 2018 Operating Systems Project 1 - System Calls and Processes University of Colorado at Colorado Springs CS4500/5500 - Fall 2018 Operating Systems Project 1 - System Calls and Processes Instructor: Yanyan Zhuang Total Points: 100 Out: 8/29/2018 Due: 11:59 pm, Friday,

More information

CS 322 Operating Systems Practice Midterm Questions

CS 322 Operating Systems Practice Midterm Questions ! CS 322 Operating Systems 1. Processes go through the following states in their lifetime. time slice ends Consider the following events and answer the questions that follow. Assume there are 5 processes,

More information

CPCI-AD Channel High Performance Analog Data Acquisition Card for 6U CompactPCI systems REFERENCE MANUAL

CPCI-AD Channel High Performance Analog Data Acquisition Card for 6U CompactPCI systems REFERENCE MANUAL CPCI-AD320 16-32 Channel High Performance Analog Data Acquisition Card for 6U CompactPCI systems REFERENCE MANUAL 767-13-000-4000 Version 1.3 March 2001 ALPHI TECHNOLOGY CORPORATION 6202 S. Maple Avenue

More information

Keithley KPCI-3160 Series

Keithley KPCI-3160 Series Keithley KPCI-3160 Series Information in this document is subject to change without notice. The software described is this document is furnished under a license agreement. The software may be used or copied

More information

Table 1 provides silicon errata information that relates to the masks 0M55B, 1M55B, and M55B of the MC9328MX21S (i.mx21s) applications processor.

Table 1 provides silicon errata information that relates to the masks 0M55B, 1M55B, and M55B of the MC9328MX21S (i.mx21s) applications processor. Freescale Semiconductor Chip Errata Document : MC9328MX21SCE Rev. 4, 11/2012 MC9328MX21S Chip Errata for Masks:,, Table 1 provides silicon errata information that relates to the masks,, and of the MC9328MX21S

More information

NuDAQ PCI and NuIPC CompactPCI DAQ Cards. Software Installation Guide

NuDAQ PCI and NuIPC CompactPCI DAQ Cards. Software Installation Guide NuDAQ PCI and NuIPC CompactPCI DAQ Cards Software Installation Guide @Copyright 1999~2000 ADLink Technology Inc. All Rights Reserved. Manual Rev. 3.00: June 25, 2000 The information in this document is

More information

PCI-1751U. 48-bit Digital Input/Output Card with Universal PCI Bus. User Manual

PCI-1751U. 48-bit Digital Input/Output Card with Universal PCI Bus. User Manual PCI-1751U 48-bit Digital Input/Output Card with Universal PCI Bus User Manual Copyright This documentation and the software included with this product are copyrighted 2006 by Advantech Co., Ltd. All rights

More information

13-2 EE 4770 Lecture Transparency. Formatted 8:18, 13 March 1998 from lsli

13-2 EE 4770 Lecture Transparency. Formatted 8:18, 13 March 1998 from lsli 13-1 13-1 Operating Systems Definition: An operating system is the software that manages resources in a computer. Resources A resource is (usually) hardware that needs to be accessed. There are rules for

More information

Operating System. Chapter 3. Process. Lynn Choi School of Electrical Engineering

Operating System. Chapter 3. Process. Lynn Choi School of Electrical Engineering Operating System Chapter 3. Process Lynn Choi School of Electrical Engineering Process Def: A process is an instance of a program in execution. One of the most profound ideas in computer science. Not the

More information

Release Notes CCURDSCC (WC-AD3224-DS)

Release Notes CCURDSCC (WC-AD3224-DS) Release Notes CCURDSCC (WC-AD3224-DS) Driver ccurdscc (WC-AD3224-DS) v 23.0.1 OS RedHawk Vendor Concurrent Real-Time, Inc. Hardware PCIe 32-Channel Delta Sigma Converter Card (CP- AD3224-DS) (CP-AD3224-DS-10)

More information

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land

1 PC Hardware Basics Microprocessors (A) PC Hardware Basics Fal 2004 Hadassah College Dr. Martin Land 1 2 Basic Computer Ingredients Processor(s) and co-processors RAM main memory ROM initialization/start-up routines Peripherals: keyboard/mouse, display, mass storage, general I/O (printer, network, sound)

More information

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2)

Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors. 10/12/2017 Input/Output Systems and Peripheral Devices (02-2) Programmed I/O Interrupt-Driven I/O Direct Memory Access (DMA) I/O Processors 1 Principle of Interrupt-Driven I/O Multiple-Interrupt Systems Priority Interrupt Systems Parallel Priority Interrupts Daisy-Chain

More information

DS2430A 256-Bit 1-Wire EEPROM

DS2430A 256-Bit 1-Wire EEPROM 256-Bit 1-Wire EEPROM www.maxim-ic.com FEATURES 256-bit Electrically Erasable Programmable Read Only Memory (EEPROM) plus 64-bit one-time programmable application register Unique, factory-lasered and tested

More information

The Kernel Abstraction

The Kernel Abstraction The Kernel Abstraction Debugging as Engineering Much of your time in this course will be spent debugging In industry, 50% of software dev is debugging Even more for kernel development How do you reduce

More information

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est

DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif Fax Est DYNAMIC ENGINEERING 435 Park Dr., Ben Lomond, Calif. 95005 831-336-8891 Fax 831-336-3840 http://www.dyneng.com sales@dyneng.com Est. 1988 PcBis3 & Bis3Chan Driver Documentation Win32 Driver Model Revision

More information

AD16-16(PCI)EV. Features. High-Resolution Analog Input Board for PCI AD16-16(PCI)EV 1. Ver.1.02

AD16-16(PCI)EV. Features. High-Resolution Analog Input Board for PCI AD16-16(PCI)EV 1. Ver.1.02 High-Resolution Analog Input Board for PCI AD6-6(PCI)EV * s, color and design of the products are subject to change without notice. Features Resolution : 6-bit, combination speed : 0 sec/ch This product

More information

ICS-121. VxWORKS DEVICE DRIVER MANUAL

ICS-121. VxWORKS DEVICE DRIVER MANUAL ICS-121 VxWORKS DEVICE DRIVER MANUAL Interactive Circuits And Systems Ltd. February 1999 The information in this manual has been carefully checked and is believed to be reliable; however, no responsibility

More information

OPTO32A 24 Input Bit, 8 Output Bit Optical Isolator Board

OPTO32A 24 Input Bit, 8 Output Bit Optical Isolator Board OPTO32A 24 Input Bit, 8 Output Bit Optical Isolator Board PMC-OPTO32A Linux Device Driver User Manual Manual Revision: July 15, 2005 General Standards Corporation 8302A Whitesburg Drive Huntsville, AL

More information

CS 322 Operating Systems Programming Assignment 4 Writing a memory manager Due: April 5, 11:30 PM

CS 322 Operating Systems Programming Assignment 4 Writing a memory manager Due: April 5, 11:30 PM CS 322 Operating Systems Programming Assignment 4 Writing a memory manager Due: April 5, 11:30 PM Goals To understand the nuances of building a memory allocator. To create a shared library. Background

More information

spwr_base & spwr_chan

spwr_base & spwr_chan DYNAMIC ENGINEERING 150 DuBois St. Suite C, Santa Cruz, CA 95060 831-457-8891 Fax 831-457-4793 http://www.dyneng.com sales@dyneng.com Est. 1988 spwr_base & spwr_chan Linux Driver Documentation Manual Revision

More information

System Design Guide for Slave

System Design Guide for Slave System Design Guide for Slave Motor Business Unit Appliances Company 2012/2/15 Rev. 2 Page 1 Revision History Revision Date Change Description 1 2010/3/3 Initial Release 2 2012/2/15 P1 Changed title from

More information