Redrawing the Boundary Between So3ware and Storage for Fast Non- Vola;le Memories
|
|
- Robyn Tate
- 6 years ago
- Views:
Transcription
1 Redrawing the Boundary Between So3ware and Storage for Fast Non- Vola;le Memories Steven Swanson Director, Non- Vola;le System Laboratory Computer Science and Engineering University of California, San Diego 1
2 Humanity 9,000,000,000,000,000,000,000 processed 9 Zettabytes in Bytes 2008* Welcome to the Data Age! *hjp://hmi.ucsd.edu 2
3 Solid State Memories NAND flash Ubiquitous, cheap Sort of slow, idiosyncra;c Phase change, Spin torque MRAMs, etc. Not (yet) ready for prime ;me DRAM- like speed DRAM or flash- like density DRAM + BaJery + flash Fast, available today Reliability? 3
4 Integrating Them Into Systems PCIe- ajached NVMs Low Latency High bandwidth Flexible interface Flexible topology Scalable DDR- ajached NVMs Lowest Latency Highest bandwidth Rigid interface Restricted topology Limited scalability NVM NVM NVM PCIe CPU DDR DRAM NVM 4
5 Bandwidth Rela-ve to disk x à 2.4x/yr PCIe- Flash (2012) DDR Fast NVM (2016?) PCIe- PCM (2010) PCIe- PCM (2013?) Hard Drives (2006) PCIe- Flash (2007) 7200x à 2.4x/yr /Latency Rela-ve To Disk 5
6 Software Latency Will Dominate So:ware's Contribu-on to Latency 100% 80% 60% 40% 20% 0% 0.3% 19.3% 21.9% 10.4% 21.9% 70.0% 88.4% 94.09% 6
7 Software Energy Will Dominate So:ware's Contribu-on to Energy/IOP 100% 80% 60% 40% 20% 0% 0.4% Hard Drive (2006) 97.0% SSD (2012) 75.8% 78.6% PCIe- Flash (2012) PCIe- PCM (2013) 7
8 Software s New Role in Storage For Disks: Adding So3ware Could Make the System Faster For NVMs: Adding So3ware Makes It Slower Reduce so3ware interac;ons Remove disk- centric features Redesign IO so3ware (OS, FS, languages, and apps) 8
9 Two Case Studies Moneta: SSDs for Fast NVMs NV- Heaps: NVMS over DDR Database File System IO Stack Moneta Driver Programming Model File System IO Stack Block Driver NVM NVM NVM PCIe CPU DDR DRAM NVM 9
10 Moneta Internals: Performing a Write Host via PIO Request Queue Scoreboard Tag Status Registers Ring Control Transfer Buffers DMA Control Ring (4 GB/s) 16GB NVM 16GB NVM 16GB NVM 16GB NVM Host via DMA 10
11 The Moneta Prototype FPGA- based implementa;on DDR2 DRAM emulates PCM Configurable memory latency 48 ns reads, 150 ns writes 64GB across 8 controllers PCIe: 2 GB/s, full duplex 11
12 Optimizing Software for Moneta Op;miza;ons Remove IO scheduler Redesigned HW interface Remove locks SW latency drops from 13.4 us to 5us 62% reduc;on in latency Increased concurrency Bandwidth increases by up to 10x Latency (us) Moneta 0.1 Moneta 1.0 PCM Ring DMA Wait Interrupt Issue Copy Schedule OS/User 12
13 The App Gap Log Speedup vs DISK- RAID Moneta FusionIO SSD- RAID DISK- RAID XDD 4KB RW Btree HashTable Bio PTF We must close the App Gap for NVM success 13
14 Where is the App Gap (Part I)? 4KB Accesses Databases Sci Apps Web Apps File Servers File system IO Stack Driver Sustained MB/s Moneta fs Moneta Moneta
15 Eliminating FS and OS overheads Latency (us) Moneta 0.1 Moneta 1.0 PCM Ring DMA Wait Interrupt Issue Copy Schedule OS/User File System Separate 41% Protec;on is to protec;on support overheads protec;on mechanisms are almost and eliminated sharing from policy Move protec;on checks to hardware App FS IO Stack Allow applica;ons to access Moneta directly App Driver File system IO Stack Driver Moneta-D 1.0 App App Driver Perm Check 15
16 Some Progress on the App Gap 6 Speedup vs. Kernel Space Kernel Space User Space 0 16
17 Where is the App Gap (Part II)? FS IO Stack Logging/ Atomicity App Driver Moneta App Driver Perm Check Write Mul;- part ahead Atomic logging Writes e.g. ARIES Apps can create and Wasted commit so3ware write groups Write latency/power data resides in a Wasted redo log IO performance Extra IO opera;ons The applica;on can read and change the log contents 17
18 Bandwidth Comparison Sustained Bandwidth (MB/s) Access Size (KB) 2 to 3.8X improvement Normal Writes Normal Writes AtomicWrite WAL WAL Writes Writes 18
19 ARIES Write Ahead Logging for Databases on Disks ARIES provides useful database features Atomicity Durability High Concurrency Efficient recovery But it makes disk- centric design decisions Undo and redo logs to avoid random synchronous writes and provide IO scheduling flexibility Page- based storage management to match disk seman;cs We want to keep these Rethink these 19
20 ARIES Disk-Centric Design Decisions Design Decision Advantages Downsides No- force Eliminates synchronous random writes. Requires synchronous writes to the redo log. Steal Longer sequen;al writes. Requires an undo log. Pages Matches disk and OS page- based IO model. Page granularity is not always ideal. 20
21 MARS: Rethinking ARIES for Moneta No- force Steal Force updates on commit, but offload it to Moneta s memory controllers. Get rid of undo logging. Update redo log contents instead. Pages So3ware can choose object/page granularity. 21
22 ARIES vs MARS 4KB Swaps TX/sec Threads MARS ARIES 22
23 Software s Role in Moneta The basic Moneta hardware is (rela;vely) simple So3ware requirements drove the HW enhancements Reduce, Remove, Redesign Simplify the kernel IO stack Eliminate the OS and FS overheads for most accesses Rethink write- ahead logging for new memories 23
24 Two Case Studies Moneta: SSDs for Fast NVMs NV- Heaps: NVMS over DDR Database File System IO Stack Moneta Driver Programming Model File System IO Stack Block Driver NVM NVM NVM PCIe CPU DDR DRAM NVM 24
25 Disks and Files Are Passé DDR NVM is is a a new kind of Memory of disk - - Use VM conven-onal to access data file opera-ons - Create to classes access data - Use - Files pointers/references are bags of bytes - Leverage strong types - But make it persistent Applica-ons System System Calls Calls File File System System Block Block Driver Driver DDR NVM 25
26 The Dangers of Non-Volatile Programming Dlist Insert(Foo x, Dlist head) { Dlist r; r = new Dlist; r.data = x; r.next = head; r.prev = null; if (head) { head.prev = r; } return r; } What if the system crashes? What if x and head are in different files? 26
27 NV-Heaps: Safe, Fast, Persistent Objects Container for NV data structures Generic Self- contained Access via loads and stores Memory- like performance Familiar seman;cs Strong safety guarantees ACID transac;ons Pointer safety NV- Heap Transac-on Handling [ASPLOS 2011] 27
28 A Type System for NV-Heaps 1. Refine each type with a heap- index 2. Type rules ensure that the heaps match Dlist<h> Insert(Foo<h> x, Dlist<h> head) { atomic<h> { Dlist<h> r; r = new Dlist in heapof(r); r.data = x; r.next = head; r.prev = null in heapof(r); if (head) { head.prev = r; } } return r; } 28
29 Application: A Persistent Key-value Store X 8% slowdown Opera-ons/sec Berkelely DB - RAM Disk NV- heaps DRAM Memcached (vola;le) NV- heaps are much faster than the block- based systems NV- heaps make the cost of persistence very low 29
30 NV-Heaps Wrap Up The hardware is here already. NV- heaps can change how programmers think about persistent state. Careful system design can avoid the pisalls And the performance gains are huge 30
31 Other Efforts PCIe SSDs FusionIO et. al. Intel NVMExpress prototypes [FAST 12] Texas Memory Systems SSDs Atomic Writes Transac;onal Flash [OSDI 08] FusionIO AtomicWrite [HPCA 11] NV- Heaps Slow but safe Stasis [OSDI 06] Orthogonally persistent Java [SIGMOD 96] Many others Fast but unsafe Recoverable Virtual Memory [SOSP 93] Rio Vista [SOSP 97] Fast and safe Mnemosyne [ASPLOS 11] 31
32 Open Challenges 32
33 How Can We Elegantly Enrich Storage Semantics? Atomic Writes help but, Each applica;ons has its own needs Legacy system architectures Novel data structures Can we build flexible seman;cs for storage? Like shaders in graphics cards? 33
34 How do NVMs affect the data center? How should we organize a petabyte of NVMs? Centralized? Distributed? Hybrid? NVM performance with large- scale system overheads Replica;on Network latency Thick so3ware layers (e.g. OpenStack, HadoopFS) 34
35 Software Costs Will Remain High So:ware's Contribu-on to Latency PCIe and DDR performance will con;nue to improve. 100% 80% PCIe and DDR power efficiency will con;nue to improve. 60% 42.2% 40% Thick so3ware 19.3% stacks 21.9% will push so3ware 21.9% costs higher. 20% 10.4% 11.1% 11.8% 0.3% 0% Applica;ons will demand richer, more sophis;cated interfaces. 35
36 The App Gap Remains Log Speedup vs DISK- RAID Moneta FusionIO SSD- RAID DISK- RAID XDD 4KB RW Btree HashTable Bio PTF 36
37 Solid State Storage In the Data Age Harnessing the data we collect requires vastly faster storage systems Fast, non- vola;le memories can provide it, but NVMs will force so3ware s role to change So3ware will become a drag on IO performance Reduce, Remove, Redesign Leveraging NVMs quickly requires a coordinated research that spans system layers No aspect of the system is safe! 37
38 Thanks! 38
39 39
40 Ques;ons? 40
Near- Data Computa.on: It s Not (Just) About Performance
Near- Data Computa.on: It s Not (Just) About Performance Steven Swanson Non- Vola0le Systems Laboratory Computer Science and Engineering University of California, San Diego 1 Solid State Memories NAND
More informationMoneta: A High-Performance Storage Architecture for Next-generation, Non-volatile Memories
Moneta: A High-Performance Storage Architecture for Next-generation, Non-volatile Memories Adrian M. Caulfield Arup De, Joel Coburn, Todor I. Mollov, Rajesh K. Gupta, Steven Swanson Non-Volatile Systems
More informationMoneta: A High-performance Storage Array Architecture for Nextgeneration, Micro 2010
Moneta: A High-performance Storage Array Architecture for Nextgeneration, Non-volatile Memories Micro 2010 NVM-based SSD NVMs are replacing spinning-disks Performance of disks has lagged NAND flash showed
More informationOnyx: A Prototype Phase-Change Memory Storage Array
Onyx: A Prototype Phase-Change Memory Storage Array Ameen Akel * Adrian Caulfield, Todor Mollov, Rajesh Gupta, Steven Swanson Non-Volatile Systems Laboratory, Department of Computer Science and Engineering
More informationPCIe Storage Beyond SSDs
PCIe Storage Beyond SSDs Fabian Trumper NVM Solutions Group PMC-Sierra Santa Clara, CA 1 Classic Memory / Storage Hierarchy FAST, VOLATILE CPU Cache DRAM Performance Gap Performance Tier (SSDs) SLOW, NON-VOLATILE
More informationNew Abstractions for Fast Non-Volatile Storage
New Abstractions for Fast Non-Volatile Storage Joel Coburn, Adrian Caulfield, Laura Grupp, Ameen Akel, Steven Swanson Non-volatile Systems Laboratory Department of Computer Science and Engineering University
More informationImplica(ons of Non Vola(le Memory on So5ware Architectures. Nisha Talagala Lead Architect, Fusion- io
Implica(ons of Non Vola(le Memory on So5ware Architectures Nisha Talagala Lead Architect, Fusion- io Overview Non Vola;le Memory Technology NVM in the Datacenter Op;mizing sobware for the iomemory Tier
More informationWillow: A User- Programmable SSD
Willow: A User- Programmable SSD Sudharsan Seshadri, Mark Gahagan, Sundaram Bhaskaran, Trevor Bunker, Arup De, Yanqin Jin, Yang Liu, and Steven Swanson Non- VolaDle Systems Laboratory Computer Science
More informationOnyx: A Protoype Phase Change Memory Storage Array
Onyx: A Protoype Phase Change ory Storage Array Ameen Akel Adrian M. Caulfield Todor I. Mollov Rajesh K. Gupta Steven Swanson Computer Science and Engineering University of California, San Diego Abstract
More informationAerie: Flexible File-System Interfaces to Storage-Class Memory [Eurosys 2014] Operating System Design Yongju Song
Aerie: Flexible File-System Interfaces to Storage-Class Memory [Eurosys 2014] Operating System Design Yongju Song Outline 1. Storage-Class Memory (SCM) 2. Motivation 3. Design of Aerie 4. File System Features
More informationNVthreads: Practical Persistence for Multi-threaded Applications
NVthreads: Practical Persistence for Multi-threaded Applications Terry Hsu*, Purdue University Helge Brügner*, TU München Indrajit Roy*, Google Inc. Kimberly Keeton, Hewlett Packard Labs Patrick Eugster,
More informationBig and Fast. Anti-Caching in OLTP Systems. Justin DeBrabant
Big and Fast Anti-Caching in OLTP Systems Justin DeBrabant Online Transaction Processing transaction-oriented small footprint write-intensive 2 A bit of history 3 OLTP Through the Years relational model
More informationPersistent Memory. High Speed and Low Latency. White Paper M-WP006
Persistent Memory High Speed and Low Latency White Paper M-WP6 Corporate Headquarters: 3987 Eureka Dr., Newark, CA 9456, USA Tel: (51) 623-1231 Fax: (51) 623-1434 E-mail: info@smartm.com Customer Service:
More informationSOLVING THE DRAM SCALING CHALLENGE: RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS
SOLVING THE DRAM SCALING CHALLENGE: RETHINKING THE INTERFACE BETWEEN CIRCUITS, ARCHITECTURE, AND SYSTEMS Samira Khan MEMORY IN TODAY S SYSTEM Processor DRAM Memory Storage DRAM is critical for performance
More informationBzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory
BzTree: A High-Performance Latch-free Range Index for Non-Volatile Memory JOY ARULRAJ JUSTIN LEVANDOSKI UMAR FAROOQ MINHAS PER-AKE LARSON Microsoft Research NON-VOLATILE MEMORY [NVM] PERFORMANCE DRAM VOLATILE
More informationNext Generation Architecture for NVM Express SSD
Next Generation Architecture for NVM Express SSD Dan Mahoney CEO Fastor Systems Copyright 2014, PCI-SIG, All Rights Reserved 1 NVMExpress Key Characteristics Highest performance, lowest latency SSD interface
More informationWORT: Write Optimal Radix Tree for Persistent Memory Storage Systems
WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems Se Kwon Lee K. Hyun Lim 1, Hyunsub Song, Beomseok Nam, Sam H. Noh UNIST 1 Hongik University Persistent Memory (PM) Persistent memory
More informationSoftWrAP: A Lightweight Framework for Transactional Support of Storage Class Memory
SoftWrAP: A Lightweight Framework for Transactional Support of Storage Class Memory Ellis Giles Rice University Houston, Texas erg@rice.edu Kshitij Doshi Intel Corp. Portland, OR kshitij.a.doshi@intel.com
More informationUser Perspective. Module III: System Perspective. Module III: Topics Covered. Module III Overview of Storage Structures, QP, and TM
Module III Overview of Storage Structures, QP, and TM Sharma Chakravarthy UT Arlington sharma@cse.uta.edu http://www2.uta.edu/sharma base Management Systems: Sharma Chakravarthy Module I Requirements analysis
More informationDesigning a True Direct-Access File System with DevFS
Designing a True Direct-Access File System with DevFS Sudarsun Kannan, Andrea Arpaci-Dusseau, Remzi Arpaci-Dusseau University of Wisconsin-Madison Yuangang Wang, Jun Xu, Gopinath Palani Huawei Technologies
More informationStrata: A Cross Media File System. Youngjin Kwon, Henrique Fingler, Tyler Hunt, Simon Peter, Emmett Witchel, Thomas Anderson
A Cross Media File System Youngjin Kwon, Henrique Fingler, Tyler Hunt, Simon Peter, Emmett Witchel, Thomas Anderson 1 Let s build a fast server NoSQL store, Database, File server, Mail server Requirements
More informationDisclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no commitme
FUT3040BU Storage at Memory Speed: Finally, Nonvolatile Memory Is Here Rajesh Venkatasubramanian, VMware, Inc Richard A Brunner, VMware, Inc #VMworld #FUT3040BU Disclaimer This presentation may contain
More informationSTORAGE LATENCY x. RAMAC 350 (600 ms) NAND SSD (60 us)
1 STORAGE LATENCY 2 RAMAC 350 (600 ms) 1956 10 5 x NAND SSD (60 us) 2016 COMPUTE LATENCY 3 RAMAC 305 (100 Hz) 1956 10 8 x 1000x CORE I7 (1 GHZ) 2016 NON-VOLATILE MEMORY 1000x faster than NAND 3D XPOINT
More informationArchitectural Support for Operating Systems
Architectural Support for Operating Systems Today Computer system overview Next time OS components & structure Computer architecture and OS OS is intimately tied to the hardware it runs on The OS design
More informationCSCI-GA Database Systems Lecture 8: Physical Schema: Storage
CSCI-GA.2433-001 Database Systems Lecture 8: Physical Schema: Storage Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com View 1 View 2 View 3 Conceptual Schema Physical Schema 1. Create a
More informationThe Non-Volatile Memory Verbs Provider (NVP): Using the OFED Framework to access solid state storage
The Non-Volatile Memory Verbs Provider (NVP): Using the OFED Framework to access solid state storage Bernard Metzler 1, Animesh Trivedi 1, Lars Schneidenbach 2, Michele Franceschini 2, Patrick Stuedi 1,
More informationRemote Persistent Memory SNIA Nonvolatile Memory Programming TWG
Remote Persistent Memory SNIA Nonvolatile Memory Programming TWG Tom Talpey Microsoft 2018 Storage Developer Conference. SNIA. All Rights Reserved. 1 Outline SNIA NVMP TWG activities Remote Access for
More informationProviding Safe, User Space Access to Fast, Solid State Disks
Providing Safe, User Space Access to Fast, Solid State Disks Adrian M. Caulfield Todor I. Mollov Louis Alex Eisner Arup De Joel Coburn Steven Swanson Computer Science and Engineering Department University
More informationThe Long-Term Future of Solid State Storage Jim Handy Objective Analysis
The Long-Term Future of Solid State Storage Jim Handy Objective Analysis Agenda How did we get here? Why it s suboptimal How we move ahead Why now? DRAM speed scaling Changing role of NVM in computing
More informationThe transaction. Defining properties of transactions. Failures in complex systems propagate. Concurrency Control, Locking, and Recovery
Failures in complex systems propagate Concurrency Control, Locking, and Recovery COS 418: Distributed Systems Lecture 17 Say one bit in a DRAM fails: flips a bit in a kernel memory write causes a kernel
More informationmemory VT-PM8 & VT-PM16 EVALUATION WHITEPAPER Persistent Memory Dual Port Persistent Memory with Unlimited DWPD Endurance
memory WHITEPAPER Persistent Memory VT-PM8 & VT-PM16 EVALUATION VT-PM drives, part of Viking s persistent memory technology family of products, are 2.5 U.2 NVMe PCIe Gen3 drives optimized with Radian Memory
More informationFlash Memory Summit Persistent Memory - NVDIMMs
Flash Memory Summit 2018 Persistent Memory - NVDIMMs Contents Persistent Memory Overview NVDIMM Conclusions 2 Persistent Memory Memory & Storage Convergence Today Volatile and non-volatile technologies
More informationReliability, Availability, Serviceability (RAS) and Management for Non-Volatile Memory Storage
Reliability, Availability, Serviceability (RAS) and Management for Non-Volatile Memory Storage Mohan J. Kumar, Intel Corp Sammy Nachimuthu, Intel Corp Dimitris Ziakas, Intel Corp August 2015 1 Agenda NVDIMM
More informationSAY-Go: Towards Transparent and Seamless Storage-As-You-Go with Persistent Memory
SAY-Go: Towards Transparent and Seamless Storage-As-You-Go with Persistent Memory Hyeonho Song, Sam H. Noh UNIST HotStorage 2018 Contents Persistent Memory Motivation SAY-Go Design Implementation Evaluation
More informationNVM PCIe Networked Flash Storage
NVM PCIe Networked Flash Storage Peter Onufryk Microsemi Corporation Santa Clara, CA 1 PCI Express (PCIe) Mid-range/High-end Specification defined by PCI-SIG Software compatible with PCI and PCI-X Reliable,
More informationRDMA and Hardware Support
RDMA and Hardware Support SIGCOMM Topic Preview 2018 Yibo Zhu Microsoft Research 1 The (Traditional) Journey of Data How app developers see the network Under the hood This architecture had been working
More informationLast Class Carnegie Mellon Univ. Dept. of Computer Science /615 - DB Applications
Last Class Carnegie Mellon Univ. Dept. of Computer Science 15-415/615 - DB Applications Basic Timestamp Ordering Optimistic Concurrency Control Multi-Version Concurrency Control C. Faloutsos A. Pavlo Lecture#23:
More informationLinux Storage System Bottleneck Exploration
Linux Storage System Bottleneck Exploration Bean Huo / Zoltan Szubbocsev Beanhuo@micron.com / zszubbocsev@micron.com 215 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications
More informationNon-Volatile Memory Through Customized Key-Value Stores
Non-Volatile Memory Through Customized Key-Value Stores Leonardo Mármol 1 Jorge Guerra 2 Marcos K. Aguilera 2 1 Florida International University 2 VMware L. Mármol, J. Guerra, M. K. Aguilera (FIU and VMware)
More informationI/O, Disks, and RAID Yi Shi Fall Xi an Jiaotong University
I/O, Disks, and RAID Yi Shi Fall 2017 Xi an Jiaotong University Goals for Today Disks How does a computer system permanently store data? RAID How to make storage both efficient and reliable? 2 What does
More informationIntroducing NVDIMM-X: Designed to be the World s Fastest NAND-Based SSD Architecture and a Platform for the Next Generation of New Media SSDs
, Inc. Introducing NVDIMM-X: Designed to be the World s Fastest NAND-Based SSD Architecture and a Platform for the Next Generation of New Media SSDs Doug Finke Director of Product Marketing September 2016
More informationMemory Management Techniques for Large-Scale Persistent-Main-Memory Systems [VLDB 2017]
Memory Management Techniques for Large-Scale Persistent-Main-Memory Systems [VLDB 2017] Ismail Oukid, Daniel Booss, Adrien Lespinasse, Wolfgang Lehner, Thomas Willhalm, Grégoire Gomes PUBLIC Non-Volatile
More informationNon-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance
Non-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance By Robert E Larsen NVM Cache Product Line Manager Intel Corporation August 2008 1 Legal Disclaimer INFORMATION IN THIS
More informationOperating System Supports for SCM as Main Memory Systems (Focusing on ibuddy)
2011 NVRAMOS Operating System Supports for SCM as Main Memory Systems (Focusing on ibuddy) 2011. 4. 19 Jongmoo Choi http://embedded.dankook.ac.kr/~choijm Contents Overview Motivation Observations Proposal:
More informationThyNVM. Enabling So1ware- Transparent Crash Consistency In Persistent Memory Systems
ThyNVM Enabling So1ware- Transparent Crash Consistency In Persistent Memory Systems Jinglei Ren, Jishen Zhao, Samira Khan, Jongmoo Choi, Yongwei Wu, and Onur Mutlu TWO- LEVEL STORAGE MODEL MEMORY CPU STORAGE
More informationHow Next Generation NV Technology Affects Storage Stacks and Architectures
How Next Generation NV Technology Affects Storage Stacks and Architectures Marty Czekalski, Interface and Emerging Architecture Program Manager, Seagate Technology Flash Memory Summit 2013 Santa Clara,
More informationVirtual Memory. Reading. Sections 5.4, 5.5, 5.6, 5.8, 5.10 (2) Lecture notes from MKP and S. Yalamanchili
Virtual Memory Lecture notes from MKP and S. Yalamanchili Sections 5.4, 5.5, 5.6, 5.8, 5.10 Reading (2) 1 The Memory Hierarchy ALU registers Cache Memory Memory Memory Managed by the compiler Memory Managed
More informationSecondary storage. CS 537 Lecture 11 Secondary Storage. Disk trends. Another trip down memory lane
Secondary storage CS 537 Lecture 11 Secondary Storage Michael Swift Secondary storage typically: is anything that is outside of primary memory does not permit direct execution of instructions or data retrieval
More informationDatabase Management System
Database Management System Lecture 10 Recovery * Some materials adapted from R. Ramakrishnan, J. Gehrke and Shawn Bowers Basic Database Architecture Database Management System 2 Recovery Which ACID properties
More informationCarnegie Mellon Univ. Dept. of Computer Science /615 - DB Applications. Last Class. Today s Class. Faloutsos/Pavlo CMU /615
Carnegie Mellon Univ. Dept. of Computer Science 15-415/615 - DB Applications C. Faloutsos A. Pavlo Lecture#23: Crash Recovery Part 1 (R&G ch. 18) Last Class Basic Timestamp Ordering Optimistic Concurrency
More informationLecture 21: Logging Schemes /645 Database Systems (Fall 2017) Carnegie Mellon University Prof. Andy Pavlo
Lecture 21: Logging Schemes 15-445/645 Database Systems (Fall 2017) Carnegie Mellon University Prof. Andy Pavlo Crash Recovery Recovery algorithms are techniques to ensure database consistency, transaction
More informationPASTE: A Network Programming Interface for Non-Volatile Main Memory
PASTE: A Network Programming Interface for Non-Volatile Main Memory Michio Honda (NEC Laboratories Europe) Giuseppe Lettieri (Università di Pisa) Lars Eggert and Douglas Santry (NetApp) USENIX NSDI 2018
More informationHow Might Recently Formed System Interconnect Consortia Affect PM? Doug Voigt, SNIA TC
How Might Recently Formed System Interconnect Consortia Affect PM? Doug Voigt, SNIA TC Three Consortia Formed in Oct 2016 Gen-Z Open CAPI CCIX complex to rack scale memory fabric Cache coherent accelerator
More informationDongjun Shin Samsung Electronics
2014.10.31. Dongjun Shin Samsung Electronics Contents 2 Background Understanding CPU behavior Experiments Improvement idea Revisiting Linux I/O stack Conclusion Background Definition 3 CPU bound A computer
More informationToward a Memory-centric Architecture
Toward a Memory-centric Architecture Martin Fink EVP & Chief Technology Officer Western Digital Corporation August 8, 2017 1 SAFE HARBOR DISCLAIMERS Forward-Looking Statements This presentation contains
More informationSystem and Algorithmic Adaptation for Flash
System and Algorithmic Adaptation for Flash The FAWN Perspective David G. Andersen, Vijay Vasudevan, Michael Kaminsky* Amar Phanishayee, Jason Franklin, Iulian Moraru, Lawrence Tan Carnegie Mellon University
More informationBlock Device Scheduling. Don Porter CSE 506
Block Device Scheduling Don Porter CSE 506 Logical Diagram Binary Formats Memory Allocators System Calls Threads User Kernel RCU File System Networking Sync Memory Management Device Drivers CPU Scheduler
More informationBlock Device Scheduling
Logical Diagram Block Device Scheduling Don Porter CSE 506 Binary Formats RCU Memory Management File System Memory Allocators System Calls Device Drivers Interrupts Net Networking Threads Sync User Kernel
More informationMemory Class Storage. Bill Gervasi Principal Systems Architect Santa Clara, CA August
Memory Class Storage Bill Gervasi Principal Systems Architect bilge@nantero.com August 2018 1 DRAM Treadmill DDR5-3200 DDR5-3600 DDR5-4400 DDR5-4000 DDR5-4800 DDR5-5200 DDR4-1600 DDR5-5600 DDR4-1866 DDR5-6000
More informationUsing Transparent Compression to Improve SSD-based I/O Caches
Using Transparent Compression to Improve SSD-based I/O Caches Thanos Makatos, Yannis Klonatos, Manolis Marazakis, Michail D. Flouris, and Angelos Bilas {mcatos,klonatos,maraz,flouris,bilas}@ics.forth.gr
More informationSLM-DB: Single-Level Key-Value Store with Persistent Memory
SLM-DB: Single-Level Key-Value Store with Persistent Memory Olzhas Kaiyrakhmet and Songyi Lee, UNIST; Beomseok Nam, Sungkyunkwan University; Sam H. Noh and Young-ri Choi, UNIST https://www.usenix.org/conference/fast19/presentation/kaiyrakhmet
More informationCSE 120 Principles of Operating Systems
CSE 120 Principles of Operating Systems Spring 2018 Lecture 12: File Systems Geoffrey M. Voelker File Systems First we ll discuss properties of physical disks Structure Performance Then how file systems
More informationDatabase Hardware Selection Guidelines
Database Hardware Selection Guidelines BRUCE MOMJIAN Database servers have hardware requirements different from other infrastructure software, specifically unique demands on I/O and memory. This presentation
More informationSolros: A Data-Centric Operating System Architecture for Heterogeneous Computing
Solros: A Data-Centric Operating System Architecture for Heterogeneous Computing Changwoo Min, Woonhak Kang, Mohan Kumar, Sanidhya Kashyap, Steffen Maass, Heeseung Jo, Taesoo Kim Virginia Tech, ebay, Georgia
More informationCSE 120 Principles of Operating Systems
CSE 120 Principles of Operating Systems Fall 2016 Lecture 12: File Systems Geoffrey M. Voelker File Systems First we ll discuss properties of physical disks Structure Performance Scheduling Then we ll
More informationTxFS: Leveraging File-System Crash Consistency to Provide ACID Transactions
TxFS: Leveraging File-System Crash Consistency to Provide ACID Transactions Yige Hu, Zhiting Zhu, Ian Neal, Youngjin Kwon, Tianyu Chen, Vijay Chidambaram, Emmett Witchel The University of Texas at Austin
More informationRethink the Sync 황인중, 강윤지, 곽현호. Embedded Software Lab. Embedded Software Lab.
1 Rethink the Sync 황인중, 강윤지, 곽현호 Authors 2 USENIX Symposium on Operating System Design and Implementation (OSDI 06) System Structure Overview 3 User Level Application Layer Kernel Level Virtual File System
More informationRecoverability. Kathleen Durant PhD CS3200
Recoverability Kathleen Durant PhD CS3200 1 Recovery Manager Recovery manager ensures the ACID principles of atomicity and durability Atomicity: either all actions in a transaction are done or none are
More informationRAMCloud and the Low- Latency Datacenter. John Ousterhout Stanford University
RAMCloud and the Low- Latency Datacenter John Ousterhout Stanford University Most important driver for innovation in computer systems: Rise of the datacenter Phase 1: large scale Phase 2: low latency Introduction
More informationKey Points. Rotational delay vs seek delay Disks are slow. Techniques for making disks faster. Flash and SSDs
IO 1 Today IO 2 Key Points CPU interface and interaction with IO IO devices The basic structure of the IO system (north bridge, south bridge, etc.) The key advantages of high speed serial lines. The benefits
More informationFlexNIC: Rethinking Network DMA
FlexNIC: Rethinking Network DMA Antoine Kaufmann Simon Peter Tom Anderson Arvind Krishnamurthy University of Washington HotOS 2015 Networks: Fast and Growing Faster 1 T 400 GbE Ethernet Bandwidth [bits/s]
More informationVMware Virtual SAN Technology
VMware Virtual SAN Technology Today s Agenda 1 Hyper-Converged Infrastructure Architecture & Vmware Virtual SAN Overview 2 Why VMware Hyper-Converged Software? 3 VMware Virtual SAN Advantage Today s Agenda
More informationHigh Performance Transactions in Deuteronomy
High Performance Transactions in Deuteronomy Justin Levandoski, David Lomet, Sudipta Sengupta, Ryan Stutsman, and Rui Wang Microsoft Research Overview Deuteronomy: componentized DB stack Separates transaction,
More informationExtending the NVMHCI Standard to Enterprise
Extending the NVMHCI Standard to Enterprise Amber Huffman Principal Engineer Intel Corporation August 2009 1 Outline Remember: What is NVMHCI PCIe SSDs Coming with Challenges Enterprise Extensions to NVMHCI
More informationOvercoming System Memory Challenges with Persistent Memory and NVDIMM-P
Overcoming System Memory Challenges with Persistent Memory and NVDIMM-P JEDEC Server Forum 2017 Bill Gervasi, Discobolus Designs Copyright 2017 Jonathan Hinkle, Lenovo Datacenter Research and Technology
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationLearning to Play Well With Others
Virtual Memory 1 Learning to Play Well With Others (Physical) Memory 0x10000 (64KB) Stack Heap 0x00000 Learning to Play Well With Others malloc(0x20000) (Physical) Memory 0x10000 (64KB) Stack Heap 0x00000
More informationCSC 261/461 Database Systems Lecture 20. Spring 2017 MW 3:25 pm 4:40 pm January 18 May 3 Dewey 1101
CSC 261/461 Database Systems Lecture 20 Spring 2017 MW 3:25 pm 4:40 pm January 18 May 3 Dewey 1101 Announcements Project 1 Milestone 3: Due tonight Project 2 Part 2 (Optional): Due on: 04/08 Project 3
More informationCOS 318: Operating Systems. Journaling, NFS and WAFL
COS 318: Operating Systems Journaling, NFS and WAFL Jaswinder Pal Singh Computer Science Department Princeton University (http://www.cs.princeton.edu/courses/cos318/) Topics Journaling and LFS Network
More information) Intel)(TX)memory):) Transac'onal) Synchroniza'on) Extensions)(TSX))) Transac'ons)
) Intel)(TX)memory):) Transac'onal) Synchroniza'on) Extensions)(TSX))) Transac'ons) Transactions - Definition A transaction is a sequence of data operations with the following properties: * A Atomic All
More informationThe Transition to PCI Express* for Client SSDs
The Transition to PCI Express* for Client SSDs Amber Huffman Senior Principal Engineer Intel Santa Clara, CA 1 *Other names and brands may be claimed as the property of others. Legal Notices and Disclaimers
More informationFlash Controller Solutions in Programmable Technology
Flash Controller Solutions in Programmable Technology David McIntyre Senior Business Unit Manager Computer and Storage Business Unit Altera Corp. dmcintyr@altera.com Flash Memory Summit 2012 Santa Clara,
More informationPhase Change Memory An Architecture and Systems Perspective
Phase Change Memory An Architecture and Systems Perspective Benjamin C. Lee Stanford University bcclee@stanford.edu Fall 2010, Assistant Professor @ Duke University Benjamin C. Lee 1 Memory Scaling density,
More informationNVMFS: A New File System Designed Specifically to Take Advantage of Nonvolatile Memory
NVMFS: A New File System Designed Specifically to Take Advantage of Nonvolatile Memory Dhananjoy Das, Sr. Systems Architect SanDisk Corp. 1 Agenda: Applications are KING! Storage landscape (Flash / NVM)
More informationLightweight Application-Level Crash Consistency on Transactional Flash Storage
Lightweight Application-Level Crash Consistency on Transactional Flash Storage Changwoo Min, Woon-Hak Kang, Taesoo Kim, Sang-Won Lee, Young Ik Eom Georgia Institute of Technology Sungkyunkwan University
More informationPASTE: A Networking API for Non-Volatile Main Memory
PASTE: A Networking API for Non-Volatile Main Memory Michio Honda (NEC Laboratories Europe) Lars Eggert (NetApp) Douglas Santry (NetApp) TSVAREA@IETF 99, Prague May 22th 2017 More details at our HotNets
More informationWhat You can Do with NVDIMMs. Rob Peglar President, Advanced Computation and Storage LLC
What You can Do with NVDIMMs Rob Peglar President, Advanced Computation and Storage LLC A Fundamental Change Requires An Ecosystem Windows Server 2016 Windows 10 Pro for Workstations Linux Kernel 4.2 and
More informationMemory and Storage-Side Processing
Memory and Storage-Side Processing How persistent memory will bring an entirely new structure to large data computing Steve Pawlowski, VP of Advanced Memory Systems PERSISTENT MEMORY TODAY Closing the
More informationVirtual Memory. Kevin Webb Swarthmore College March 8, 2018
irtual Memory Kevin Webb Swarthmore College March 8, 2018 Today s Goals Describe the mechanisms behind address translation. Analyze the performance of address translation alternatives. Explore page replacement
More informationCOURSE 1. Database Management Systems
COURSE 1 Database Management Systems Assessment / Other Details Final grade 50% - laboratory activity / practical test 50% - written exam Course details (bibliography, course slides, seminars, lab descriptions
More informationCS3600 SYSTEMS AND NETWORKS
CS3600 SYSTEMS AND NETWORKS NORTHEASTERN UNIVERSITY Lecture 11: File System Implementation Prof. Alan Mislove (amislove@ccs.neu.edu) File-System Structure File structure Logical storage unit Collection
More informationThe Datacentered Future Greg Huff CTO, LSI Corporation
The Datacentered Future Greg Huff CTO, LSI Corporation 1 Tremendous Growth in Connected Data Sources, Consumption Devices, and Services 2 Nearly limitless data depth and breadth needed Execution of millions
More informationEnabling NVMe I/O Scale
Enabling NVMe I/O Determinism @ Scale Chris Petersen, Hardware System Technologist Wei Zhang, Software Engineer Alexei Naberezhnov, Software Engineer Facebook Facebook @ Scale 800 Million 1.3 Billion 2.2
More informationAdrian Proctor Vice President, Marketing Viking Technology
Storage PRESENTATION in the TITLE DIMM GOES HERE Socket Adrian Proctor Vice President, Marketing Viking Technology SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless
More informationCS122 Lecture 15 Winter Term,
CS122 Lecture 15 Winter Term, 2017-2018 2 Transaction Processing Last time, introduced transaction processing ACID properties: Atomicity, consistency, isolation, durability Began talking about implementing
More informationCaching and reliability
Caching and reliability Block cache Vs. Latency ~10 ns 1~ ms Access unit Byte (word) Sector Capacity Gigabytes Terabytes Price Expensive Cheap Caching disk contents in RAM Hit ratio h : probability of
More informationArchitecture and OS. To do. q Architecture impact on OS q OS impact on architecture q Next time: OS components and structure
Architecture and OS To do q Architecture impact on OS q OS impact on architecture q Next time: OS components and structure Computer architecture and OS OS is intimately tied to the hardware it runs on
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationBenchmark: In-Memory Database System (IMDS) Deployed on NVDIMM
Benchmark: In-Memory Database System (IMDS) Deployed on NVDIMM Presented by Steve Graves, McObject and Jeff Chang, AgigA Tech Santa Clara, CA 1 The Problem: Memory Latency NON-VOLATILE MEMORY HIERARCHY
More informationFC-NVMe. NVMe over Fabrics. Fibre Channel the most trusted fabric can transport NVMe natively. White Paper
FC-NVMe NVMe over Fabrics Fibre Channel the most trusted fabric can transport NVMe natively BACKGROUND AND SUMMARY Ever since IBM shipped the world s first hard disk drive (HDD), the RAMAC 305 in 1956,
More information