Designing the MPC105 PCI Bridge/Memory Controller
|
|
- Hilary Edwina Richard
- 5 years ago
- Views:
Transcription
1 IEEE Micro /95/$ IEEE Volume 15 Number 2: April 1995, pp Designing the MPC105 PCI Bridge/Memory Controller Karl Wang Chris Bryant Mike Carlson Mike Elmer Adrian Harris Michael Garcia C. S. Hui C. K. Leung Brian Reynolds Raymond Tang Laura Weber
2 Jim Wenzel Glen Wilson Mike Becker The MPC105 peripheral component interconnection bridge/memory controller provides a platform-specification-compliant bridge between PowerPC microprocessors and the PCI bus. With it, designers can create systems using peripherals already designed for a variety of standard PC interfaces. This bridge chip also integrates a secondary cache controller and high-performance memory controller that supports DRAM or synchronous DRAM and ROM or flash ROM. The MPC105 bridge chip supports PowerPC 601, 603, and 604 microprocessors 1, 2, 3 by bridging the peripheral component interconnection device to the 60X bus. 4 With its integrated memory and secondary cache control, the chip enables system designers to rapidly create systems using peripherals already designed for PCI and other standard PC interfaces. Figure 1 shows a system using the MPC105 and the PowerPC processor. (PowerPC and PowerPC 601, 603, and 604 are trademarks of International Business Machines Corporation.) Figure 1. PC system using the MPC105 and PowerPC processor. The major product goals for our design included supporting the data transfer between the PowerPC processor, memory, and PCI interfaces; providing controls for off-chip secondary cache and memory systems; assuring PowerPC reference platform specification compatibility and system-configuration flexibility; reducing silicon and packaging costs; and optimizing performance. Critical MPC105 design features include: PowerPC compatibility; 32-bit address bus; 64- or 32-bit data bus; direct-mapped L2 write-through, write-back cache; DRAM or synchronous DRAM (1 Gbyte); 16-Mbyte ROM; byte writes to flash memory (1 Mbyte); PowerPC Reference Platform Specification compliant; symmetric multiprocessing (SMP) upgrade; gully PCI compliant; bi- and little-endian support; single chip with collapse chip connection (C4)/ceramic ball-grid array package; power-saving modes; and four-level metal 0.5- m CMOS technology.
3 Architecture By design, the MPC105 architecture optimizes data transfer between the PowerPC processor, memory, and PCI interfaces. In addition to the processor, cache, memory, and PCI control blocks, the design has six types of address buffers and five types of associated data buffers (Figure 2). Because data transfers between the processor and memory, with the exception of snoop copy-backs that occur directly on the data bus, transfer transactions require no data buffering: Only the address buffer, labeled 1 in Figure 2, is needed. Figure 2. Internal buffering. All transactions entering the MPC105 have their addresses stored in buffers, which allows the MPC105 to snoop all transactions attempting to go through the device. This is important, for example, with a posted write operation that may execute out of order with other transactions. A central control-logic block controls the buffers. It compares the address of an incoming transaction, arbitrates for the shared data bus between the processor and memory, and controls the dataflow between the processor, PCI, and memory interfaces. Processor and secondary cache-control block. The processor control interface maintains cache coherency by handling the processor transactions and performing snoop operations for a PCI-to-memory read or write operation. For multiprocessing and interrupt capabilities, the MPC105 supports the PowerPC 60X bus protocol. 4 This interface also provides processor bus arbitration between the processor(s) and various internal bus requests from the secondary cache and snoop control. The interface supports one level of address pipelining, address and data bus parking, and various processor bus protocols. 4 Address pipelining significantly improves data throughput by allowing the chip to decode a new address while the current data transaction finishes. To boost memory performance, the MPC105 supports external tag and data RAMs for the secondary cache. Figure 3 illustrates a possible secondary cache implementation. This look-aside cache operates in write-through or write-back modes. The chip s secondary cache-control interface supports 256-Kbyte, 512-Kbyte, and 1-Mbyte secondary caches, and up to 4 Gbytes of cacheable space. It supports either asynchronous or synchronous SRAM with 32-byte line sizes and coherence granularity.
4 Figure 3. Secondary-cache system block diagram, showing the MPC105 cache control interface, TAG RAM, dirty RAM, and synchronous burst SRAM. Figure 3 shows a write-back secondary cache designed with an external tag RAM, dirty RAM, and synchronous burst SRAM as the data RAM. A secondary cache access uses the low-order address bits to search the tag RAM. If the tag RAM data matches the tag address inputs, indicating the presence of the requested data, the cache asserts the hit signal to the MPC105. The dirty signal indicates the state of the secondary cache line. If the cache line data has been modified with respect to memory, the cache asserts the dirty signal to the MPC105. Our device provides programmable cache interface timing parameters to suit various systems requirements. Memory control block. Our chip supports a wide variety of DRAM or synchronous DRAM (SDRAM) configurations. As Figure 4 shows, the memory organization has eight row-address-strobe (RAS) signals, supporting eight memory banks. Each bank is either 8-bytes wide to support a 64-bit wide data bus or 4-bytes wide to support a 32-bit wide data bus. The memory organization also has eight column-address-strobe (CAS) signals used for byte selection. Figure 4. DRAM memory organization. We can build these banks using either DRAM or SIMM devices. For example, a system designed with eight SIMM slots allows 256 Mbytes of memory using 32-Mbyte, 36-bit-wide SIMM modules. Twelve address outputs provide the multiplexed row and column address, supporting memory densities from 256 Kbits to 16 Mbits. A fully populated 64-bit implementation allows 1 Gbyte of memory. The memory control interface can also support JEDEC-compliant SDRAM, which several vendors are beginning to supply. The MPC105 completely manages refresh cycles. To reduce instantaneous current consumption, the chip bank-staggers CAS before RAS (CBR) refresh cycles. It also supports self-refreshing memories in power-saving configurations, checks parity for memory reads, and generates parity for posted writes to the
5 memory. All DRAM and SDRAM interface timing parameters are completely programmable to accommodate a wide range of system operating frequencies. Our design can implement two banks of ROM as boot memory, with a 16-Mbyte maximum boot code space. The ROM data path must match the DRAM or SDRAM data path in bit width. The MPC105 supports burst-mode ROMs, or it can implement one bank of flash ROM as boot memory, with a maximum size of 1 Mbyte. Output-enable and write-enable signals allow writes to this flash memory. The flash ROM data-path width is 8 bits. To allow multiword reads, the MPC105 provides byte gathering from flash ROM. System software must byte-orient writes to flash ROM. PCI control block. The PCI interface supports a 32-bit multiplexed, address and data bus that operates between 20 and 33 MHz. A phase-locked loop synchronizes the processor/memory bus to the PCI bus running at either the same or twice the speed of the PCI bus. This clocking scheme allows the MPC105 to interface with PowerPC microprocessors operating at 20- to 66-MHz processor bus frequencies. Our device s PCI interface also provides for seamless connections for running in either little- or big-endian configurations, and for interfacing between the processor s 64-bit data bus and the PCI 32-bit data bus. The PCI drivers are 3.3V PCI compliant and 5V tolerant. Copy-back buffer. In our device, a 32-byte copy-back buffer temporarily stores cast-out data from the secondary cache or copy-back data from the primary cache. This temporary storage allows the MPC105 to read data from the main memory to the processor and secondary cache if it encounters a cache miss before writing the cast-out data to memory. This feature allows the device to return the read data to the processor earlier than if it had to write the cast-out data to memory. The copy-back buffer also stores primary cache copy-back data if a PCI master read from system memory hits modified data in the primary cache. Data from the copy-back buffer goes to the PCI bus as soon as it enters the MPC105 and does not wait for the whole cache line to load. PCI-to-memory buffers. The MCP105 design has three PCI-to-system-memory-transaction buffers, one for PCI reads and two for PCI writes to memory. The two write buffers each holds up to one cache line or 32-bytes. With two such buffers, the device can write data from PCI into one while writing the previously written data from the other into the memory. These buffers can gather data from separate PCI writes to memory if the data is for the same cache line. The device snoops all writes to the primary and secondary caches before writing the data to memory. If a snoop hit occurs, the snoop copy-back data merges into the write buffers in all bytes not written by the PCI master. Once the processor/memory data bus becomes available and the buffer flush is the highest priority transaction, the chip writes the data into memory.
6 The 32-byte PCI-read-from-system-memory buffer stores data from memory if there is no snoop hit for the read. Otherwise it stores data from the secondary cache if there is snoop hit in the secondary cache. With no snoop hit, the device fetches the requested data from the memory-critical doubleword first. Then it fetches the next sequential doubleword of data, continuing until it reaches the end of the cache line or a new PCI-read-from-system-memory transaction occurs that is not in the same cache line as the original. The device forwards the data to the PCI bus as it becomes available; data does not need to wait for the whole cache line to fill. The MPC105 also implements a speculative read feature that, if enabled, will snoop the next sequential cache line address when the current PCI read accesses the third doubleword of the cache line. Once the snoop response is known and the read has finished, the device will fetch the data at the speculative address and load it into the buffer in anticipation of the same PCI master requesting it. In a typical system, the speculative feature will allow streaming of large amounts of data with very minimal delay on the PCI bus, enabling the system to use the full bandwidth of the PCI bus. Processor-to-PCI buffers. The MPC105 has three processor-to-pci-transaction buffers, two for processor-to-pci writes and one for reads from PCI. The two processor-to-pci-write buffers are each 16 bytes, or one cache line total. Each posted write buffer can data-gather single-beat writes to PCI within the 16 bytes of the upper or lower half of the cache line. Data gathering is only possible for writes to PCI memory address space, not PCI I/O space, and will continue until the buffer is scheduled to flush or the processor issues a synchronization transaction. This data-gathering feature of the posted write buffers benefits high-performance graphic frame buffer operations in which software generates a whole sequence of consecutive single-beat writes. To improve performance, the two posted write buffers isolate the processor/memory bus from the slower PCI bus on processor-to-pci writes. The processor-read-from-pci buffer is 32 bytes. The data from the PCI bus latches into the PCI read buffer. Once all requested PCI data has latched, the data goes to the processor on the processor/memory data bus. Data in this buffer does not go to the processor until the device has fetched all the requested data to allow for PCI disconnections without locking up the processor bus. The MPC105 performance box shows an example of the performance this device can achieve. Packaging technology Using the C4 package technology 5 in conjunction with a ceramic ball-grid array substrate enabled us to implement the MPC105 in single chip, rather than in a more common set of several chips. The C4 packaging provides 358 pin-connection sites to a die smaller than 39 mm 2, significantly reducing costs compared to any pad-limited wire-bond technology. The C4/CBGA combination reduces parasitic package inductance by 61 percent, from 15 nh in a
7 standard wire-bonded quad flat pack to 5.8 nh, thereby reducing the switching noise induced on power supply lines. In addition, C4 technology provides 111 power and ground pins to reduce power-supply noise. Also, CBGA technology significantly reduces footprint area. A standard 304-pin QFP typically measures mm 2 with a lead pitch of 0.5 mm. Using the mm 2 CBGA with a 1.27-mm ball pitch reduces the circuit board footprint by 72 percent. To get similar high I/O counts, a QFP with peripheral leads would need pitches of 0.3 to 0.5 mm, so fine they are difficult to handle. The CBGA also improves circuit-board manufacturability by reducing opens and shorts and device alignment errors. The MPC105 implements the IEEE Boundary Scan Test Methodology for checking electrical connections between the package and the board. Power management Figure 5 shows the typical active-mode current measured in the 2:1 mode. The typical power at a PCI bus frequency of 33 MHz and processor/memory bus frequency of 66 MHz is 0.83W. We estimate the worst-case power dissipation, assuming a fully loaded PCI bus with 150-pF loading and 100-percent duty cycle, at less than 2W. Figure 5. Active current as a function of cycle time. The MPC105 implements four power-saving modes to provide various levels of power savings. The device enters doze, nap, and sleep modes when software sets the appropriate control bits in its configuration register. These power-saving modes are fully compatible with PowerPC microprocessors. 2 Users activate the fourth mode, suspend, by asserting a dedicated pin. In suspend, the device performs memory refreshes either by using the self-refresh mode for DRAMs or an external clock as the refresh time base. In suspend, the MPC105 may shut down its PLL for additional power savings. To further minimize power dissipation when the system is inactive, system software may copy the memory onto a disk before entering the suspend mode. Physical implementation
8 As the photomicrograph of the MPC105 in Figure 6 shows, there are 247 I/O drivers located on the periphery of the chip. Using a fourth metal-interconnection layer, the I/O drivers connect to the C4 bumps that cover the entire chip. The PLL located at the center generates the internal clock from a system clock running at the PCI bus frequency. The internal clock can run either at the same frequency as the system clock or at twice the frequency of the input system clock. An H-tree clock distribution network minimizes the clock skew to less than 500 ps across the chip. This clocking scheme allows the device to interface with a PowerPC microprocessor operating with a processor bus frequency of 66 MHz. Figure 6. Photomicrograph of the MPC105. Conclusion Fabricated using a 0.5- m, four-level metal CMOS technology, the 39-mm 2 MCP105 die contains over 250,000 devices. It operates at a maximum processor/memory bus frequency of 66 MHz with 1W typical power dissipation. By employing a 100-percent level-sensitive scan design (LSSD), the device offers 98 percent test coverage and full IEEE Std compliance. With this PCI bridge chip, designers can use PowerPC microprocessors to quickly design and develop systems. Acknowledgments We thank the following individuals for their contributions: Bill Barham, John Burnett, Michele Collard, Mike D Addeo, Gian Gerosa, Barry Ho, Kirk Holden, C. Hunter, George Menoskey, Susan Moore, Russ Reininger, Larry Rubin, Hector Sanchez, Clay Smith, Gunza Thuraisingham, and Joey Tsai. References 1. M. Allen, and M. Becker, "Multiprocessing Aspects of the PowerPC 601," Proc.
9 Compcon, IEEE Computer Society Press, Los Alamitos, Calif., 1993, pp P. Pham, et al., "A 3.0W 75SPECint92 85SPECfp92 Superscalar RISC Microprocessor," Proc. Int l Solid-State Circuits Conference, IEEE, Piscataway, N.J., 1994, pp S.P. Song, M. Denman, and J. Chang, "The PowerPC 604 RISC Microprocessor," IEEE Micro, Vol. 14, No. 5, Oct. 1994, pp M.S. Allen, et al. "Designing the PowerPC 60X Bus," IEEE Micro, Vol. 14, No. 5, Oct. 1994, pp R.R. Tummala, and E.J. Rymaszewski, Microelectronics Packaging Handbook, Van Nostrand Reinhold, New York, The authors were all members of the MPC105 design team at the in Austin, Texas. Karl Wang was the design manager supervising the design of the central control unit, data-path control, and integration. He designed the PLL, clock distribution network and I/O drivers. Chris Bryant worked on the PCI control block. Tom Elmer designed the memory control block. Michael Garcia was a technical design manager supervising the design of the PCI and memory control block, and was involved in the logic synthesis and timing. C.S. Hui is a senior engineer responsible for defining and implementing the design-for-testability JTAG controller, clocking scheme, ROM/flash interface, power management controller, and the error-report mechanism for the device. C.K. Leung is a staff engineer responsible for the design of the processor and secondary cache-control block. Brian Reynolds was involved in the conception and definition of the MPC10-5 and also with the logic design of the datapath control. Raymond Tang was the integration engineer of the MPC105 project. Laura Webber worked on the logic design for the central control unit. Jim Wenzel was the product engineer on the MPC105, responsible for testing the device. Mike Carlson, Adrian Harris, and Glen Wilson worked on the functional verification. Mike Becker was the project manager for the MPC105 development team. Direct questions to Karl Wang, Motorola, Microprocessor and Memory Technologies Group, 6501 William Cannon Drive West, Austin, TX ; Reader Interest Survey Indicate your interest in this article by circling the appropriate number on the Reader Service Card. Low 162 Medium 163 High 164 MPC105 performance Table A shows an example of the system performance the MPC105 can achieve. The table gives the performance in terms of the number of clock cycles as seen by the master, in a system operating in a 2:1 clock mode where the processor/memory bus operates at 66 MHz and the PCI bus at 33 MHz. Using 9-ns synchronous burst SRAMs, a processor burst read from secondary cache takes place with a data rate of , or a latency of three cycles to
10 the first beat of data and a throughput of one cycle for the other three beats of data. Table A. Key system performance assuming 66-MHz processor/memory bus, 33-MHz PCI bus, 60-ns DRAM, and 9-ns synchronous burst SRAM. Transaction Processor-to-memory Burst read from L Pipelined burst-read from L / Burst write to L Burst read from DRAM (SDRAM) ( ) Burst write to DRAM (SDRAM) ( ) PCI-to-memory Pipelined burst-read / Pipelined burst-write / Processor-to-PCI Single read 12 Single write 5 Number of cycles In a pipelined burst read from secondary cache, two burst reads of data take place back to back with no wait states between the bursts. A burst write to secondary cache takes place at a burst rate of The secondary cache built with 15-ns asynchronous SRAMs performs at for a burst read and for a burst write. In a system designed with 60-ns DRAMs, the memory performance for both a burst read and burst write is If the system memory has 66-MHz SDRAMs, the performance for a burst read is and for a burst write. A PCI master can read from system memory at a data transfer rate of If the PCI-to-memory transaction hits the prefetch buffer, the data transfer rate becomes For a large block-data transfer such as in a direct memory access operation, the effective data transfer rate on the PCI bus is 96 Mbytes/s. A PCI master can write to system memory at a data rate of , corresponding to an effective data rate of 119 Mbytes/s. The effective data transfer rates are less than the peak data transfer rate on a PCI of 132 Mbytes/s because the MPC105 only transfers a maximum of 32 bytes of data per PCI transaction. A single-beat processor-to-pci read takes 12 cycles, while a single beat write takes five.
1. Microprocessor Architectures. 1.1 Intel 1.2 Motorola
1. Microprocessor Architectures 1.1 Intel 1.2 Motorola 1.1 Intel The Early Intel Microprocessors The first microprocessor to appear in the market was the Intel 4004, a 4-bit data bus device. This device
More informationThe PowerPC RISC Family Microprocessor
The PowerPC RISC Family Microprocessors In Brief... The PowerPC architecture is derived from the IBM Performance Optimized with Enhanced RISC (POWER) architecture. The PowerPC architecture shares all of
More informationFreescale Semiconductor, I
Copyright (c) Institute of Electrical Freescale and Electronics Semiconductor, Engineers. Reprinted Inc. with permission. This material is posted here with permission of the IEEE. Such permission of the
More informationArchitectural Differences nc. DRAM devices are accessed with a multiplexed address scheme. Each unit of data is accessed by first selecting its row ad
nc. Application Note AN1801 Rev. 0.2, 11/2003 Performance Differences between MPC8240 and the Tsi106 Host Bridge Top Changwatchai Roy Jenevein risc10@email.sps.mot.com CPD Applications This paper discusses
More informationA Cache Hierarchy in a Computer System
A Cache Hierarchy in a Computer System Ideally one would desire an indefinitely large memory capacity such that any particular... word would be immediately available... We are... forced to recognize the
More informationPCI to SH-3 AN Hitachi SH3 to PCI bus
PCI to SH-3 AN Hitachi SH3 to PCI bus Version 1.0 Application Note FEATURES GENERAL DESCRIPTION Complete Application Note for designing a PCI adapter or embedded system based on the Hitachi SH-3 including:
More informationIntroduction to the PCI Interface. Meeta Srivastav
Introduction to the PCI Interface Meeta Srivastav 4 th March, 2005 Talk layout BUS standards PCI Local Bus PCI protocol Special Cases Electrical and Mechanical Specifications Other Topics 2 Inside a Computer
More informationEE414 Embedded Systems Ch 5. Memory Part 2/2
EE414 Embedded Systems Ch 5. Memory Part 2/2 Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Overview 6.1 introduction 6.2 Memory Write Ability and Storage
More informationISSN: [Bilani* et al.,7(2): February, 2018] Impact Factor: 5.164
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY A REVIEWARTICLE OF SDRAM DESIGN WITH NECESSARY CRITERIA OF DDR CONTROLLER Sushmita Bilani *1 & Mr. Sujeet Mishra 2 *1 M.Tech Student
More informationIntroduction read-only memory random access memory
Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory
More informationELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Memory Organization Part II
ELEC 5200/6200 Computer Architecture and Design Spring 2017 Lecture 7: Organization Part II Ujjwal Guin, Assistant Professor Department of Electrical and Computer Engineering Auburn University, Auburn,
More informationPowerPC 740 and 750
368 floating-point registers. A reorder buffer with 16 elements is used as well to support speculative execution. The register file has 12 ports. Although instructions can be executed out-of-order, in-order
More informationk -bit address bus n-bit data bus Control lines ( R W, MFC, etc.)
THE MEMORY SYSTEM SOME BASIC CONCEPTS Maximum size of the Main Memory byte-addressable CPU-Main Memory Connection, Processor MAR MDR k -bit address bus n-bit data bus Memory Up to 2 k addressable locations
More informationCrusoe Processor Model TM5800
Model TM5800 Crusoe TM Processor Model TM5800 Features VLIW processor and x86 Code Morphing TM software provide x86-compatible mobile platform solution Processors fabricated in latest 0.13µ process technology
More informationCOSC 6385 Computer Architecture - Memory Hierarchies (II)
COSC 6385 Computer Architecture - Memory Hierarchies (II) Edgar Gabriel Spring 2018 Types of cache misses Compulsory Misses: first access to a block cannot be in the cache (cold start misses) Capacity
More informationMIPS R5000 Microprocessor. Technical Backgrounder. 32 kb I-cache and 32 kb D-cache, each 2-way set associative
MIPS R5000 Microprocessor Technical Backgrounder Performance: SPECint95 5.5 SPECfp95 5.5 Instruction Set ISA Compatibility Pipeline Clock System Interface clock Caches TLB Power dissipation: Supply voltage
More informationA+3 A+2 A+1 A. The data bus 16-bit mode is shown in the figure below: msb. Figure bit wide data on 16-bit mode data bus
3 BUS INTERFACE The ETRAX 100 bus interface has a 32/16-bit data bus, a 25-bit address bus, and six internally decoded chip select outputs. Six additional chip select outputs are multiplexed with other
More informationDP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers
DP8420V 21V 22V-33 DP84T22-25 microcmos Programmable 256k 1M 4M Dynamic RAM Controller Drivers General Description The DP8420V 21V 22V-33 DP84T22-25 dynamic RAM controllers provide a low cost single chip
More informationPowerPro User Manual June 19, 2013
PowerPro User Manual GENERAL DISCLAIMER Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or
More informationCOSC 6385 Computer Architecture - Memory Hierarchies (III)
COSC 6385 Computer Architecture - Memory Hierarchies (III) Edgar Gabriel Spring 2014 Memory Technology Performance metrics Latency problems handled through caches Bandwidth main concern for main memory
More informationChapter 2: Memory Hierarchy Design (Part 3) Introduction Caches Main Memory (Section 2.2) Virtual Memory (Section 2.4, Appendix B.4, B.
Chapter 2: Memory Hierarchy Design (Part 3) Introduction Caches Main Memory (Section 2.2) Virtual Memory (Section 2.4, Appendix B.4, B.5) Memory Technologies Dynamic Random Access Memory (DRAM) Optimized
More informationWith expandable hardware, PA-RISC architecture, symmetric multiprocessing, a new bus structure, and robust error handling, these systems provide a
With expandable hardware, PA-RISC architecture, symmetric multiprocessing, a new bus structure, and robust error handling, these systems provide a wide range of performance and configurability within a
More informationSECTION 1 QUICC/POWERQUICC DIFFERENCES
SECTION 1 QUICC/POWERQUICC DIFFERENCES The following section describes how to move applications from the MC68360 QUICC environment to the MPC860 PowerQUICC environment. It is assumed that the user is familiar
More informationTECHNOLOGY BRIEF. Double Data Rate SDRAM: Fast Performance at an Economical Price EXECUTIVE SUMMARY C ONTENTS
TECHNOLOGY BRIEF June 2002 Compaq Computer Corporation Prepared by ISS Technology Communications C ONTENTS Executive Summary 1 Notice 2 Introduction 3 SDRAM Operation 3 How CAS Latency Affects System Performance
More informationCS 320 February 2, 2018 Ch 5 Memory
CS 320 February 2, 2018 Ch 5 Memory Main memory often referred to as core by the older generation because core memory was a mainstay of computers until the advent of cheap semi-conductor memory in the
More informationProduct Technical Brief S3C2412 Rev 2.2, Apr. 2006
Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,
More informationa) Memory management unit b) CPU c) PCI d) None of the mentioned
1. CPU fetches the instruction from memory according to the value of a) program counter b) status register c) instruction register d) program status word 2. Which one of the following is the address generated
More informationMemory Pearson Education, Inc., Hoboken, NJ. All rights reserved.
1 Memory + 2 Location Internal (e.g. processor registers, cache, main memory) External (e.g. optical disks, magnetic disks, tapes) Capacity Number of words Number of bytes Unit of Transfer Word Block Access
More informationA brief History of INTEL and Motorola Microprocessors Part 1
Eng. Guerino Mangiamele ( Member of EMA) Hobson University Microprocessors Architecture A brief History of INTEL and Motorola Microprocessors Part 1 The Early Intel Microprocessors The first microprocessor
More informationTypical System Implementation
PCI Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory Controller ISA Bus Bridge ISA Bus PCI Add-in Slots ISA Add-in Slots PCI 2 Desktop Platforms
More informationDP8420A,DP8421A,DP8422A
DP8420A,DP8421A,DP8422A DP8420A DP8421A DP8422A microcmos Programmable 256k/1M/4M Dynamic RAM Controller/Drivers Literature Number: SNOSBX7A DP8420A 21A 22A microcmos Programmable 256k 1M 4M Dynamic RAM
More informationNitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications
Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro260 features a 50 MHz MC68060 CISC processor with superscalar pipeline architecture for maximum integer and floating
More informationA Zero Wait State Secondary Cache for Intel s Pentium
Order this document by MCM/D A Zero Wait State Secondary Cache for Intel s Pentium Prepared by: Michael Peters, FSRAM Applications Engineer Due to the increased complexity and sheer memory size requirements
More informationThe Memory Component
The Computer Memory Chapter 6 forms the first of a two chapter sequence on computer memory. Topics for this chapter include. 1. A functional description of primary computer memory, sometimes called by
More informationECE 485/585 Midterm Exam
ECE 485/585 Midterm Exam Time allowed: 100 minutes Total Points: 65 Points Scored: Name: Problem No. 1 (12 points) For each of the following statements, indicate whether the statement is TRUE or FALSE:
More informationThe University of Adelaide, School of Computer Science 13 September 2018
Computer Architecture A Quantitative Approach, Sixth Edition Chapter 2 Memory Hierarchy Design 1 Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive per
More informationReal Time Embedded Systems
Real Time Embedded Systems " Memories " rene.beuchat@epfl.ch LAP/ISIM/IC/EPFL Chargé de cours LSN/hepia Prof. HES 1998-2008 2 General classification of electronic memories Non-volatile Memories ROM PROM
More informationComputer Organization. 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)
More informationUnleashing the Power of Embedded DRAM
Copyright 2005 Design And Reuse S.A. All rights reserved. Unleashing the Power of Embedded DRAM by Peter Gillingham, MOSAID Technologies Incorporated Ottawa, Canada Abstract Embedded DRAM technology offers
More informationmachine cycle, the CPU: (a) Fetches an instruction, (b) Decodes the instruction, (c) Executes the instruction, and (d) Stores the result.
Central Processing Unit (CPU) A processor is also called the CPU, and it works hand in hand with other circuits known as main memory to carry out processing. The CPU is the "brain" of the computer; it
More informationChapter Seven Morgan Kaufmann Publishers
Chapter Seven Memories: Review SRAM: value is stored on a pair of inverting gates very fast but takes up more space than DRAM (4 to 6 transistors) DRAM: value is stored as a charge on capacitor (must be
More informationProduct Technical Brief S3C2413 Rev 2.2, Apr. 2006
Product Technical Brief Rev 2.2, Apr. 2006 Overview SAMSUNG's is a Derivative product of S3C2410A. is designed to provide hand-held devices and general applications with cost-effective, low-power, and
More informationCENG4480 Lecture 09: Memory 1
CENG4480 Lecture 09: Memory 1 Bei Yu byu@cse.cuhk.edu.hk (Latest update: November 8, 2017) Fall 2017 1 / 37 Overview Introduction Memory Principle Random Access Memory (RAM) Non-Volatile Memory Conclusion
More informationLarge and Fast: Exploiting Memory Hierarchy
CSE 431: Introduction to Operating Systems Large and Fast: Exploiting Memory Hierarchy Gojko Babić 10/5/018 Memory Hierarchy A computer system contains a hierarchy of storage devices with different costs,
More informationTECHNOLOGY BRIEF. Compaq 8-Way Multiprocessing Architecture EXECUTIVE OVERVIEW CONTENTS
TECHNOLOGY BRIEF March 1999 Compaq Computer Corporation ISSD Technology Communications CONTENTS Executive Overview1 Notice2 Introduction 3 8-Way Architecture Overview 3 Processor and I/O Bus Design 4 Processor
More informationECE7995 (4) Basics of Memory Hierarchy. [Adapted from Mary Jane Irwin s slides (PSU)]
ECE7995 (4) Basics of Memory Hierarchy [Adapted from Mary Jane Irwin s slides (PSU)] Major Components of a Computer Processor Devices Control Memory Input Datapath Output Performance Processor-Memory Performance
More informationComputer Architecture A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Outline. Chapter 5 Memory. Introduction. Memory: basic concepts
Hardware/Software Introduction Chapter 5 Memory Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 1 2 Introduction Memory:
More informationEmbedded Systems Design: A Unified Hardware/Software Introduction. Chapter 5 Memory. Outline. Introduction
Hardware/Software Introduction Chapter 5 Memory 1 Outline Memory Write Ability and Storage Permanence Common Memory Types Composing Memory Memory Hierarchy and Cache Advanced RAM 2 Introduction Embedded
More informationCaches. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University
Caches Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Memory Technology Static RAM (SRAM) 0.5ns 2.5ns, $2000 $5000 per GB Dynamic RAM (DRAM) 50ns
More informationMemory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row. Static RAM may be used for main memory
More informationMemory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row. Static RAM may be used for main memory
More informationISSCC 2003 / SESSION 14 / MICROPROCESSORS / PAPER 14.5
ISSCC 2003 / SESSION 14 / MICROPROCESSORS / PAPER 14.5 14.5 A 600MHz Single-Chip Multiprocessor with 4.8GB/s Internal Shared Pipelined Bus and 512kB Internal Memory Satoshi Kaneko, Katsunori Sawai, Norio
More informationECE 341. Lecture # 16
ECE 341 Lecture # 16 Instructor: Zeshan Chishti zeshan@ece.pdx.edu November 24, 2014 Portland State University Lecture Topics The Memory System Basic Concepts Semiconductor RAM Memories Organization of
More informationThe Memory Hierarchy & Cache
Removing The Ideal Memory Assumption: The Memory Hierarchy & Cache The impact of real memory on CPU Performance. Main memory basic properties: Memory Types: DRAM vs. SRAM The Motivation for The Memory
More informationSection 6 Blackfin ADSP-BF533 Memory
Section 6 Blackfin ADSP-BF533 Memory 6-1 a ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction Memory Performance Monitor JTAG/ Debug Core Processor LD0 32 LD1 32 L1 Data Memory SD32 DMA Mastered 32
More informationMain Memory. EECC551 - Shaaban. Memory latency: Affects cache miss penalty. Measured by:
Main Memory Main memory generally utilizes Dynamic RAM (DRAM), which use a single transistor to store a bit, but require a periodic data refresh by reading every row (~every 8 msec). Static RAM may be
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design Edited by Mansour Al Zuair 1 Introduction Programmers want unlimited amounts of memory with low latency Fast
More informationBasic Organization Memory Cell Operation. CSCI 4717 Computer Architecture. ROM Uses. Random Access Memory. Semiconductor Memory Types
CSCI 4717/5717 Computer Architecture Topic: Internal Memory Details Reading: Stallings, Sections 5.1 & 5.3 Basic Organization Memory Cell Operation Represent two stable/semi-stable states representing
More informationProgramming the Memory Boundary Registers nc. PCKEN memory interface parity checking/generation enable Bank n row row address bit count for each bank
Rev. 0.1, 6/2003 Initializing SDRAM Parameters for Motorola MPC106-Based Systems This document describes the correlation of the programmable SDRAM interface parameters of Motorola s MPC106 PCI bridge/memory
More informationTDT Coarse-Grained Multithreading. Review on ILP. Multi-threaded execution. Contents. Fine-Grained Multithreading
Review on ILP TDT 4260 Chap 5 TLP & Hierarchy What is ILP? Let the compiler find the ILP Advantages? Disadvantages? Let the HW find the ILP Advantages? Disadvantages? Contents Multi-threading Chap 3.5
More informationAlma2e PCI-to-VME Bridge: Using VME 2eSST Protocol
Alma2e PCI-to-VME Bridge: Using VME 2eSST Protocol Serge Tissot September 25, 2002 Overview The ALMA2e is a new bus bridge designed by Thales Computers that interfaces between the PCI bus and the VMEbus.
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology
More informationComputer Architecture. A Quantitative Approach, Fifth Edition. Chapter 2. Memory Hierarchy Design. Copyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Programmers want unlimited amounts of memory with low latency Fast memory technology is more expensive per
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationMainstream Computer System Components CPU Core 2 GHz GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation
Mainstream Computer System Components CPU Core 2 GHz - 3.0 GHz 4-way Superscaler (RISC or RISC-core (x86): Dynamic scheduling, Hardware speculation One core or multi-core (2-4) per chip Multiple FP, integer
More informationMIPS R4300I Microprocessor. Technical Backgrounder-Preliminary
MIPS R4300I Microprocessor Technical Backgrounder-Preliminary Table of Contents Chapter 1. R4300I Technical Summary... 3 Chapter 2. Overview... 4 Introduction... 4 The R4300I Microprocessor... 5 The R4300I
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: April 9, 2018 at 12:16 CS429 Slideset 17: 1 Random-Access Memory
More informationWilliam Stallings Computer Organization and Architecture 8th Edition. Chapter 5 Internal Memory
William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory The basic element of a semiconductor memory is the memory cell. Although a variety of
More informationJBus Architecture Overview
JBus Architecture Overview Technical Whitepaper Version 1.0, April 2003 This paper provides an overview of the JBus architecture. The Jbus interconnect features a 128-bit packet-switched, split-transaction
More informationMicrocontroller Systems. ELET 3232 Topic 11: General Memory Interfacing
Microcontroller Systems ELET 3232 Topic 11: General Memory Interfacing 1 Objectives To become familiar with the concepts of memory expansion and the data and address bus To design embedded systems circuits
More informationAPPLICATION NOTE. SH3(-DSP) Interface to SDRAM
APPLICATION NOTE SH3(-DSP) Interface to SDRAM Introduction This application note has been written to aid designers connecting Synchronous Dynamic Random Access Memory (SDRAM) to the Bus State Controller
More informationBasics DRAM ORGANIZATION. Storage element (capacitor) Data In/Out Buffers. Word Line. Bit Line. Switching element HIGH-SPEED MEMORY SYSTEMS
Basics DRAM ORGANIZATION DRAM Word Line Bit Line Storage element (capacitor) In/Out Buffers Decoder Sense Amps... Bit Lines... Switching element Decoder... Word Lines... Memory Array Page 1 Basics BUS
More informationMemories: Memory Technology
Memories: Memory Technology Z. Jerry Shi Assistant Professor of Computer Science and Engineering University of Connecticut * Slides adapted from Blumrich&Gschwind/ELE475 03, Peh/ELE475 * Memory Hierarchy
More informationThe CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
More informationIntroducing. QuickLogic s The Basics of PCI. QuickPCI - The PCI Solution for System Needs
Introducing QuickLogic s The Basics of PCI QuickPCI - The PCI Solution for System Needs Typical System Implementation CPU Cache Memory Subsystem DRAM Subsystem Host Bus PCI Local Bus PCI Bridge/ Memory
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 2 Memory Hierarchy Design 1 Introduction Programmers want unlimited amounts of memory with low latency Fast memory technology is more
More informationEmerging DRAM Technologies
1 Emerging DRAM Technologies Michael Thiems amt051@email.mot.com DigitalDNA Systems Architecture Laboratory Motorola Labs 2 Motivation DRAM and the memory subsystem significantly impacts the performance
More informationProduct Technical Brief S3C2416 May 2008
Product Technical Brief S3C2416 May 2008 Overview SAMSUNG's S3C2416 is a 32/16-bit RISC cost-effective, low power, high performance micro-processor solution for general applications including the GPS Navigation
More informationUsing SDRAM in Intel 430TX PCIset Embedded Designs
Using SDRAM in Intel 430TX PCIset Embedded Designs Application Note July 1998 Order Number: 273191-001 Information in this document is provided in connection with Intel products. No license, express or
More informationMemory. Lecture 22 CS301
Memory Lecture 22 CS301 Administrative Daily Review of today s lecture w Due tomorrow (11/13) at 8am HW #8 due today at 5pm Program #2 due Friday, 11/16 at 11:59pm Test #2 Wednesday Pipelined Machine Fetch
More informationELE 758 * DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Circle the memory type based on electrically re-chargeable elements
ELE 758 * DIGITAL SYSTEMS ENGINEERING * MIDTERM TEST * Student name: Date: Example 1 Section: Memory hierarchy (SRAM, DRAM) Question # 1.1 Circle the memory type based on electrically re-chargeable elements
More informationInternal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.
Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory
More informationCS429: Computer Organization and Architecture
CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 28, 2017 at 14:31 CS429 Slideset 18: 1 Random-Access Memory
More informationMainstream Computer System Components
Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide Current DDR3 SDRAM Example: PC3-12800 (DDR3-1600) 200 MHz (internal base chip clock) 8-way interleaved
More informationComputer Structure. The Uncore. Computer Structure 2013 Uncore
Computer Structure The Uncore 1 2 nd Generation Intel Next Generation Intel Turbo Boost Technology High Bandwidth Last Level Cache Integrates CPU, Graphics, MC, PCI Express* on single chip PCH DMI PCI
More informationJEDEC Standard No. 21 -C Page Appendix E: Specific PD s for Synchronous DRAM (SDRAM).
Page 4.1.2.5-1 4.1.2.5 - Appendix E: Specific PD s for Synchronous DRAM (SDRAM). 1.0 Introduction: This appendix describes the Presence Detects for Synchronous DRAM Modules with SPD revision level 2 (02h).
More informationUtilizing the Burst Mode Flash in a Motorola MPC555 System
Utilizing the Burst Mode Flash in a Motorola MPC555 System Application Note Burst mode devices offer improvements in system speed and performance by reducing sequential read access times. AMD s Am29BL162
More informationDatasheet. Zetta 4Gbit DDR3L SDRAM. Features VDD=VDDQ=1.35V / V. Fully differential clock inputs (CK, CK ) operation
Zetta Datasheet Features VDD=VDDQ=1.35V + 0.100 / - 0.067V Fully differential clock inputs (CK, CK ) operation Differential Data Strobe (DQS, DQS ) On chip DLL align DQ, DQS and DQS transition with CK
More informationchapter 8 The Memory System Chapter Objectives
chapter 8 The Memory System Chapter Objectives In this chapter you will learn about: Basic memory circuits Organization of the main memory Memory technology Direct memory access as an I/O mechanism Cache
More informationMICROTRONIX AVALON MULTI-PORT FRONT END IP CORE
MICROTRONIX AVALON MULTI-PORT FRONT END IP CORE USER MANUAL V1.0 Microtronix Datacom Ltd 126-4056 Meadowbrook Drive London, ON, Canada N5L 1E3 www.microtronix.com Document Revision History This user guide
More informationCaches. Hiding Memory Access Times
Caches Hiding Memory Access Times PC Instruction Memory 4 M U X Registers Sign Ext M U X Sh L 2 Data Memory M U X C O N T R O L ALU CTL INSTRUCTION FETCH INSTR DECODE REG FETCH EXECUTE/ ADDRESS CALC MEMORY
More informationMainstream Computer System Components
Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide Current DDR3 SDRAM Example: PC3-2800 (DDR3-600) 200 MHz (internal base chip clock) 8-way interleaved
More informationThe Alpha Microprocessor: Out-of-Order Execution at 600 Mhz. R. E. Kessler COMPAQ Computer Corporation Shrewsbury, MA
The Alpha 21264 Microprocessor: Out-of-Order ution at 600 Mhz R. E. Kessler COMPAQ Computer Corporation Shrewsbury, MA 1 Some Highlights z Continued Alpha performance leadership y 600 Mhz operation in
More information2GB DDR3 SDRAM SODIMM with SPD
2GB DDR3 SDRAM SODIMM with SPD Ordering Information Part Number Bandwidth Speed Grade Max Frequency CAS Latency Density Organization Component Composition Number of Rank 78.A2GC6.AF1 10.6GB/sec 1333Mbps
More informationA Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy
A Low Power DDR SDRAM Controller Design P.Anup, R.Ramana Reddy Abstract This paper work leads to a working implementation of a Low Power DDR SDRAM Controller that is meant to be used as a reference for
More informationCS 33. Architecture and Optimization (3) CS33 Intro to Computer Systems XVI 1 Copyright 2018 Thomas W. Doeppner. All rights reserved.
CS 33 Architecture and Optimization (3) CS33 Intro to Computer Systems XVI 1 Copyright 2018 Thomas W. Doeppner. All rights reserved. Hyper Threading Instruction Control Instruction Control Retirement Unit
More informationChapter 5 Internal Memory
Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only
More information