th Euromicro Conference on Real-Time Systems (ECRTS 2014) Madrid, Spain 8-11 July IEEE Catalog Number: ISBN:
|
|
|
- Marcus Fleming
- 5 years ago
- Views:
Transcription
1 th Euromicro Conference on Real-Time Systems (ECRTS 2014) Madrid, Spain 8-11 July 2014 IEEE Catalog Number: ISBN: CFP14376-POD
2 26th Euromicro Conference on Real-Time Systems ECRTS 2014 Table of Contents Message from General Chairs...ix Organizing Committee...xi Program Committee...xii Reviewers...xiii Workshops...xiv Keynote...xv Memory Dynamic Command Scheduling for Real-Time Memory Controllers...3 Yonghui Li, Benny Akesson, and Kees Goossens OUTSTANDING PAPER: Evaluation of Cache Partitioning for Hard Real-Time Systems...15 Sebastian Altmeyer, Roeland Douma, Will Lunniss, and Robert I. Davis A Rank-Switching, Open-Row DRAM Controller for Time-Predictable Systems...27 Yogen Krishnapillai, Zheng Pei Wu, and Rodolfo Pellizzoni Communication and Synchronization Formal Verification of Real-Time Wireless Sensor Networks Protocols: Scaling Up...41 Alexandre Mouradian and Isabelle Augé-Blum Model Checking Process Algebra of Communicating Resources for Real-Time Systems...51 A. Jalil Boudjadar, Jin Hyun Kim, Kim G. Larsen, and Ulrik Nyman The FMLP+: An Asymptotically Optimal Real-Time Locking Protocol for Suspension-Aware Analysis...61 Björn B. Brandenburg v
3 Multicore - Analysis Putting RUN into Practice: Implementation and Evaluation...75 Davide Compagnin, Enrico Mezzetti, and Tullio Vardanega Analysis of Federated and Global Scheduling for Parallel Real-Time Tasks...85 Jing Li, Jian-Jia Chen, Kunal Agrawal, Chenyang Lu, Chris Gill, and Abusayeed Saifullah Improved Multiprocessor Global Schedulability Analysis of Sporadic DAG Task Systems...97 Sanjoy Baruah Mixed Criticality and Security Multi-core Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement Jan Nowotsch, Michael Paulitsch, Daniel Bühler, Henrik Theiling, Simon Wegener, and Michael Schmidt Run-Time Control to Increase Task Parallelism In Mixed-Critical Systems Angeliki Kritikakou, Claire Pagetti, Olivier Baldellon, Matthieu Roy, and Christine Rochange Real-Time Systems Security through Scheduler Constraints Sibin Mohan, Man-Ki Yoon, Rodolfo Pellizzoni, and Rakesh Bobba New Approaches for Single-Core Systems Refinement-Based Exact Response-Time Analysis Martin Stigge, Nan Guan, and Wang Yi Optimal Design for Reservation Servers under Shared Resources Alessandro Biondi, Alessandra Melani, Marko Bertogna, and Giorgio Buttazzo Exact Interference of Adaptive Variable-Rate Tasks under Fixed-Priority Scheduling Alessandro Biondi, Alessandra Melani, Mauro Marinoni, Marco Di Natale, and Giorgio Buttazzo RTE Mechanisms Explicit Preemption Placement for Real-Time Conditional Code Bo Peng, Nathan Fisher, and Marko Bertogna Multi Sloth: An Efficient Multi-core RTOS Using Hardware-Based Scheduling Rainer Müller, Daniel Danner, Wolfgang Schröder-Preikschat, and Daniel Lohmann vi
4 Harmonic Tasks Systems Analysis Techniques for Supporting Harmonic Real-Time Tasks with Suspensions Cong Liu, Jian-Jia Chen, Liang He, and Yu Gu A Framework to Construct Customized Harmonic Periods for Real-Time Systems Mitra Nasri, Gerhard Fohler, and Mehdi Kargahi Power Aware System Control CoAdapt: Predictable Behavior for Accuracy-Aware Applications Running on Power-Aware Systems Henry Hoffmann Predictive Thermal Control for Real-Time Video Decoding Mehmet H. Suzer and Kyoung-Don Kang Necessary and Sufficient Conditions for Thermal Schedulability of Periodic Real-Time Tasks Rehan Ahmed, Parameswaran Ramanathan, and Kewal K. Saluja Probabilistic Methods Heart of Gold: Making the Improbable Happen to Increase Confidence in MBPTA Jaume Abella, Eduardo Quiñones, Franck Wartel, Tullio Vardanega, and Francisco J. Cazorla On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques Jaume Abella, Damien Hardy, Isabelle Puaut, Eduardo Quiñones, and Francisco J. Cazorla PUB: Path Upper-Bounding for Measurement-Based Probabilistic Timing Analysis Leonidas Kosmidis, Jaume Abella, Franck Wartel, Eduardo Quiñones, Antoine Colin, and Francisco J. Cazorla Multicore - Scheduling OUTSTANDING PAPER: Optimal and Adaptive Multiprocessor Real-Time Scheduling: The Quasi-Partitioning Approach Ernesto Massa, George Lima, Paul Regnier, Greg Levin, and Scott Brandt The Global Limited Preemptive Earliest Deadline First Feasibility of Sporadic Real-Time Tasks Abhilash Thekkilakattil, Sanjoy Baruah, Radu Dobrin, and Sasikumar Punnekkat vii
5 Author Index viii
Variability Windows for Predictable DDR Controllers, A Technical Report
Variability Windows for Predictable DDR Controllers, A Technical Report MOHAMED HASSAN 1 INTRODUCTION In this technical report, we detail the derivation of the variability window for the eight predictable
D 8.4 Workshop Report
Project Number 288008 D 8.4 Workshop Report Version 2.0 30 July 2014 Final Public Distribution Denmark Technical University, Eindhoven University of Technology, Technical University of Vienna, The Open
Understanding Shared Memory Bank Access Interference in Multi-Core Avionics
Understanding Shared Memory Bank Access Interference in Multi-Core Avionics Andreas Löfwenmark and Simin Nadjm-Tehrani Department of Computer and Information Science Linköping University, Sweden {andreas.lofwenmark,
Resource Sharing and Partitioning in Multicore
www.bsc.es Resource Sharing and Partitioning in Multicore Francisco J. Cazorla Mixed Criticality/Reliability Workshop HiPEAC CSW Barcelona May 2014 Transition to Multicore and Manycores Wanted or imposed
Fixed-Priority Multiprocessor Scheduling. Real-time Systems. N periodic tasks (of different rates/periods) i Ji C J. 2 i. ij 3
0//0 Fixed-Priority Multiprocessor Scheduling Real-time Systems N periodic tasks (of different rates/periods) r i T i C i T i C C J i Ji i ij i r i r i r i Utilization/workload: How to schedule the jobs
Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions
Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions *, Alessandro Biondi *, Geoffrey Nelissen, and Giorgio Buttazzo * * ReTiS Lab, Scuola Superiore Sant Anna, Pisa, Italy CISTER,
arxiv: v2 [cs.ds] 22 Jun 2016
![arxiv: v2 [cs.ds] 22 Jun 2016](/thumbs/88/115676278.jpg "arxiv: v2 [cs.ds] 22 Jun 2016")
Federated Scheduling Admits No Constant Speedup Factors for Constrained-Deadline DAG Task Systems Jian-Jia Chen Department of Informatics, TU Dortmund University, Germany arxiv:1510.07254v2 [cs.ds] 22
Optimizing Preemption-Overhead Accounting in Multiprocessor Real-Time Systems
Optimizing Preemption-Overhead Accounting in Multiprocessor Real-Time Systems Bryan C. Ward Dept. of Computer Science University of North Carolina at Chapel Hill Abhilash Thekkilakattil Div. of Software
CONTENTION IN MULTICORE HARDWARE SHARED RESOURCES: UNDERSTANDING OF THE STATE OF THE ART
CONTENTION IN MULTICORE HARDWARE SHARED RESOURCES: UNDERSTANDING OF THE STATE OF THE ART Gabriel Fernandez 1, Jaume Abella 2, Eduardo Quiñones 2, Christine Rochange 3, Tullio Vardanega 4 and Francisco
Authors Abugchem, F. (Fathi); Short, M. (Michael); Xu, D. (Donglai)
TeesRep - Teesside's Research Repository A Note on the Suboptimality of Nonpreemptive Real-time Scheduling Item type Article Authors Abugchem, F. (Fathi); Short, M. (Michael); Xu, D. (Donglai) Citation
On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques
On the Comparison of Deterministic and Probabilistic WCET Estimation Techniques Jaume Abella, Damien Hardy, Isabelle Puaut, Eduardo Quiñones, Francisco J. Cazorla, University of Rennes I, IRISA Barcelona
MC2: Multicore and Cache Analysis via Deterministic and Probabilistic Jitter Bounding
www.bsc.es MC2: Multicore and Cache Analysis via Deterministic and Probabilistic Jitter Bounding Enrique Díaz¹,², Mikel Fernández¹, Leonidas Kosmidis¹, Enrico Mezzetti¹, Carles Hernandez¹, Jaume Abella¹,
Measurement-Based Timing Analysis of the AURIX Caches
Measurement-Based Timing Analysis of the AURIX Caches Leonidas Kosmidis 1,3, Davide Compagnin 2, David Morales 3, Enrico Mezzetti 3, Eduardo Quinones 3, Jaume Abella 3, Tullio Vardanega 2, and Francisco
Partitioning and Interface Synthesis in Hierarchical Multiprocessor Real-Time Systems
Partitioning and Interface Synthesis in Hierarchical Multiprocessor Real-Time Systems Alessandro Biondi Scuola Superiore Sant Anna Pisa, Italy alessandro.biondi@sssup.it Giorgio Buttazzo Scuola Superiore
arxiv: v3 [cs.os] 27 Mar 2019
![arxiv: v3 [cs.os] 27 Mar 2019](/thumbs/95/123951031.jpg "arxiv: v3 [cs.os] 27 Mar 2019")
A WCET-aware cache coloring technique for reducing interference in real-time systems Fabien Bouquillon, Clément Ballabriga, Giuseppe Lipari, Smail Niar 2 arxiv:3.09v3 [cs.os] 27 Mar 209 Univ. Lille, CNRS,
Scheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems
Scheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems Laurent George ESIEE Paris Journée du groupe de travail OVSTR - 23 mai 2016 Université Paris-Est, LRT Team at LIGM 1/53 CONTEXT: REAL-TIME
Scheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures
Scheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures Roberto MEDINA Etienne BORDE Laurent PAUTET December 13, 2018 1/28 Outline Research Context Problem Statement Scheduling MC-DAGs
The federated scheduling of constrained-deadline sporadic DAG task systems
The federated scheduling of constrained-deadline sporadic DAG task systems Sanjoy Baruah The University of North Carolina at Chapel Hill baruah@cs.unc.edu Abstract In the federated approach to multiprocessor
Comparative evaluation of limited preemptive methods
Comparative evaluation of limited preemptive methods Gang Yao, Giorgio Buttazzo and Marko Bertogna Scuola Superiore Sant Anna, Pisa, Italy, {g.yao, g.buttazzo, m.bertogna}@sssup.it Abstract Schedulability
Carnegie Mellon University. Hard Real-Time Multiprocessor Scheduling (Part II) Marcus Völp
Hard eal-time Multiprocessor Scheduling (Part II) Marcus Völp Lessons Learned from UP two concepts to counteract priority inversion priority inheritance priority ceiling priority ceiling priority inheritance
Non-Preemptive Access to Shared Resources in Hierarchical Real-Time Systems
Non-Preemptive Access to Shared Resources in Hierarchical Real-Time Systems Marko Bertogna, Fabio Checconi, Dario Faggioli November 4, 2008 Abstract This paper presents a new strategy to arbitrate the
Simulation of Priority Driven Algorithms to Schedule Real-Time Systems T.S.M.Priyanka a*, S.M.K.Chaitanya b
International Journal of Current Science, Engineering & Technology Original Research Article Open Access Simulation of Priority Driven Algorithms to Schedule Real-Time Systems T.S.M.Priyanka a*, S.M.K.Chaitanya
Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems
Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems Angeliki Kritikakou, Claire Pagetti, Matthieu Roy, Christine Rochange, Madeleine Faugère, Sylvain Girbal, Daniel
The RETIS Group. RETIS Lab Real-Time Systems Laboratory. A brief introduction 11/23/2012. Currently, the RETIS Lab comprises 30 people, including:
RETIS Lab Real-Time Systems Laboratory A brief introduction The RETIS Group Currently, the RETIS Lab comprises 30 people, including: 1 Full professor Giorgio Buttazzo RETIS Coordinator 2 Associate professors
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning Namhoon Kim, Bryan C. Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson, and F.
Proceedings of the 4th International Real- Time Scheduling Open Problems Seminar
Proceedings of the 4th International Real- Time Scheduling Open Problems Seminar Edited by Liliana Cucu-Grosjean and Sathish Gopalakrishnan Foreword We would like to extend a warm welcome to you all to
Cache-Conscious Offline Real-Time Task Scheduling for Multi-Core Processors
Cache-Conscious Offline Real-Time Task Scheduling for Multi-Core Processors Viet Anh Nguyen 1, Damien Hardy 2, and Isabelle Puaut 3 1 University of Rennes 1/IRISA, Rennes, France anh.nguyen@irisa.fr 2
Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm
Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm Alessandro Biondi and Marco Di Natale Scuola Superiore Sant Anna, Pisa, Italy Introduction The introduction of
An Approach for Multi-Core Real Time Parallel Processing
An Approach for Multi-Core Real Time Parallel Processing Shyamal G. Mundada Department of Computer Science Engineering Ramdeobaba College Of Engineering and Management Nagpur, India M.B.Chandak Head &
Fixed-Priority Multiprocessor Scheduling
Fixed-Priority Multiprocessor Scheduling Real-time Systems N periodic tasks (of different rates/periods) r i T i C i T i C C J i Ji i ij i r i r i r i Utilization/workload: How to schedule the jobs to
Energy-Efficient Multi-Core Scheduling for Real-Time DAG Tasks
Consistent * Complete * Well Documented * Easy to Reuse * Energy-Efficient Multi-Core Scheduling for Real-Time DAG Tasks Zhishan Guo 1, Ashikahmed Bhuiyan 2, Abusayeed Saifullah 3, Nan Guan 4, and Haoyi
Single Core Equivalence Framework (SCE) For Certifiable Multicore Avionics
Single Core Equivalence Framework (SCE) For Certifiable Multicore Avionics http://rtsl-edge.cs.illinois.edu/sce/ a collaboration of: Presenters: Lui Sha, Marco Caccamo, Heechul Yun, Renato Mancuso, Jung-Eun
Optimal Selection of Preemption Points to Minimize Preemption Overhead
211 23rd Euromicro Conference on Real-Time Systems Optimal Selection of Preemption Points to Minimize Preemption Overhead Marko Bertogna, Orges Xhani, Mauro Marinoni, Francesco Esposito, Giorgio Buttazzo
Semi-Federated Scheduling of Parallel Real-Time Tasks on Multiprocessors
Semi-Federated Scheduling of Parallel Real-Time Tasks on Multiprocessors Xu Jiang1,2, Nan Guan1, Xiang Long2, Wang Yi3 arxiv:175.3245v1 [cs.dc] 9 May 217 1 The Hong Kong Polytechnic University, Hong Kong
Worst Case Analysis of DRAM Latency in Multi-Requestor Systems. Zheng Pei Wu Yogen Krish Rodolfo Pellizzoni
orst Case Analysis of DAM Latency in Multi-equestor Systems Zheng Pei u Yogen Krish odolfo Pellizzoni Multi-equestor Systems CPU CPU CPU Inter-connect DAM DMA I/O 1/26 Multi-equestor Systems CPU CPU CPU
Overview of Potential Software solutions making multi-core processors predictable for Avionics real-time applications
Overview of Potential Software solutions making multi-core processors predictable for Avionics real-time applications Marc Gatti, Thales Avionics Sylvain Girbal, Xavier Jean, Daniel Gracia Pérez, Jimmy
Achieving Timing Composability with Measurement-Based Probabilistic Timing Analysis
Achieving Timing Composability with Measurement-Based Probabilistic Timing Analysis Leonidas Kosmidis,, Eduardo Quiñones, Jaume Abella, Tullio Vardanega, Francisco J. Cazorla, Universitat Politècnica de
Heuristics for Partitioning Parallel Applications on Virtual Multiprocessors
Proc. of the First Int.l Workshop on Adaptive Resource Management (WARM 200), Stockholm, Sweden, April 2, 200. Heuristics for Partitioning Parallel Applications on Virtual Multiprocessors Giorgio Buttazzo,
Priority Based Assignment of Shared resources in RTOS
RESEARCH ARTICLE OPEN ACCESS Priority Based Assignment of Shared resources in RTOS Ms. Raana Syeda*, Ms. Manju Ahuja**, Ms. Sneha Khatwani*** Mrs. Swara Pampatwar**** *(Department of Computer Science &
Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture
Measurement-Based Probabilistic Timing Analysis and Its Impact on Processor Architecture Leonidas Kosmidis, Eduardo Quiñones,, Jaume Abella, Tullio Vardanega, Ian Broster, Francisco J. Cazorla Universitat
Real-Time Systems. Hard Real-Time Multiprocessor Scheduling
Real-Time Systems Hard Real-Time Multiprocessor Scheduling Marcus Völp WS 2015/16 Outline Introduction Terminology, Notation and Assumptions Anomalies + Impossibility Results Partitioned Scheduling (no
THE integration of multiple functionalities on a single
Scheduling Mixed-Criticality Real-Time Tasks with Fault Tolerance Jian (Denny) Lin 1, Albert M. K. Cheng 2, Douglas Steel 1, Michael Yu-Chi Wu 1 1 Department of Management Information Systems, University
This is the published version of a paper presented at MCC14, Seventh Swedish Workshop on Multicore Computing, Lund, Nov , 2014.
http://www.diva-portal.org This is the published version of a paper presented at MCC14, Seventh Swedish Workshop on Multicore Computing, Lund, Nov. 27-28, 2014. Citation for the original published paper:
Parallel Real-Time Systems for Latency-Cri6cal Applica6ons
Parallel Real-Time Systems for Latency-Cri6cal Applica6ons Chenyang Lu CSE 520S Cyber-Physical Systems (CPS) Cyber-Physical Boundary Real-Time Hybrid SimulaEon (RTHS) Since the application interacts with
Managing Memory for Timing Predictability. Rodolfo Pellizzoni
Managing Memory for Timing Predictability Rodolfo Pellizzoni Thanks This work would not have been possible without the following students and collaborators Zheng Pei Wu*, Yogen Krish Heechul Yun* Renato
Predictability Considerations in the Design of Multi-Core Embedded Systems
Predictability Considerations in the Design of Multi-Core Embedded Systems Christoph Cullmann 1, Christian Ferdinand 1, Gernot Gebhard 1, Daniel Grund 2, Claire Maiza (Burguière) 2, Jan Reineke 3, Benoît
MULTI SLOTH: An Efficient Multi-Core RTOS using Hardware-Based Scheduling
MULTI SLOTH: An Efficient Multi-Core RTOS using Hardware-Based Scheduling Rainer Müller, Daniel Danner, Wolfgang Schröder-Preikschat, Daniel Lohmann Friedrich Alexander Universität (FAU) Erlangen Nürnberg,
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning
Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning Namhoon Kim, Bryan C. Ward, Micaiah Chisholm, Cheng-Yang Fu, James H. Anderson, and F.
History-based Schemes and Implicit Path Enumeration
History-based Schemes and Implicit Path Enumeration Claire Burguière and Christine Rochange Institut de Recherche en Informatique de Toulouse Université Paul Sabatier 6 Toulouse cedex 9, France {burguier,rochange}@irit.fr
Mixed Criticality Scheduling in Fault-Tolerant Distributed Real-time Systems
Mixed Criticality Scheduling in Fault-Tolerant istributed Real-time Systems Abhilash Thekkilakattil, Radu obrin and Sasikumar Punnekkat School of Innovation, esign and Engineering, Mälardalen University,
Multi-Criteria Evaluation of Partitioned EDF-VD for Mixed-Criticality Systems Upon Identical Processors
Multi-Criteria Evaluation of Partitioned EDF-VD for Mixed-Criticality Systems Upon Identical Processors Paul Rodriguez Université Libre de Bruxelles ECE Paris paurodri@ulb.ac.be Laurent George University
Multiprocessor Synchronization and Hierarchical Scheduling
Multiprocessor Synchronization and Hierarchical Scheduling Farhang Nemati, Moris Behnam, Thomas Nolte Mälardalen Real-Time Research Centre P.O. Box 883, SE-721 23 Västerås, Sweden farhang.nemati@mdh.se
Global Scheduling in Multiprocessor Real-Time Systems
Global Scheduling in Multiprocessor Real-Time Systems Alessandra Melani 1 Global vs Partitioned scheduling Single shared queue instead of multiple dedicated queues Global scheduling Partitioned scheduling
Memory Controllers for Real-Time Embedded Systems. Benny Akesson Czech Technical University in Prague
Memory Controllers for Real-Time Embedded Systems Benny Akesson Czech Technical University in Prague Trends in Embedded Systems Embedded systems get increasingly complex Increasingly complex applications
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems
A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems Claire Maiza, Hamza Rihani, Juan M. Rivas, Joël Goossens, Sebastian Altmeyer, Robert I. Davis Verimag Research Report n o TR-2018-9
ABUSAYEED SAIFULLAH. Phone: (313) Fax: (313)
ABUSAYEED SAIFULLAH 5057 Woodward Ave. Suite 14110.2 Department of Computer Science Wayne State University Detroit, MI 48202 Phone: (313) 577-2831 Fax: (313) 577-6868 Email: saifullah@wayne.edu www.cs.wayne.edu/saifullah
Real-Time Internet of Things
Real-Time Internet of Things Chenyang Lu Cyber-Physical Systems Laboratory h7p://www.cse.wustl.edu/~lu/ Internet of Things Ø Convergence of q Miniaturized devices: integrate processor, sensors and radios.
Using Fixed Priority Pre-emptive Scheduling in Real-Time Systems
Int. J. of Computers, Communications & Control, ISSN 1841-9836, E-ISSN 1841-9844 Vol. VI (2011), No. 1 (March), pp. 187-195 Using Fixed Priority Pre-emptive Scheduling in Real-Time Systems D. Zmaranda,
Reducing Response-Time Bounds for DAG-Based Task Systems on Heterogeneous Multicore Platforms
Reducing Response-Time Bounds for DAG-Based Task Systems on Heterogeneous Multicore Platforms Kecheng Yang, Ming Yang, and James H. Anderson Department of Computer Science, University of North Carolina
Hybrid SPM-Cache Architectures to Achieve High Time Predictability and Performance
Hybrid SPM-Cache Architectures to Achieve High Time Predictability and Performance Wei Zhang and Yiqiang Ding Department of Electrical and Computer Engineering Virginia Commonwealth University {wzhang4,ding4}@vcu.edu
Time-triggered Scheduling for Multiprocessor Mixed-criticality Systems
Time-triggered Scheduling for Multiprocessor Mixed-criticality Systems Lalatendu Behera and Purandar Bhaduri Indian Institute of Technology Guwahati 781039, India {lalatendu,pbhaduri}@iitg.ernet.in Abstract.
1.1 Explain the difference between fast computing and real-time computing.
i 1.1 Explain the difference between fast computing and real-time computing. 1.2 What are the main limitations of the current real-time kernels for the development of critical control applications? 1.3
A Server-based Approach for Predictable GPU Access Control
A Server-based Approach for Predictable GPU Access Control Hyoseung Kim * Pratyush Patel Shige Wang Raj Rajkumar * University of California, Riverside Carnegie Mellon University General Motors R&D Benefits
Experience Report: Memory Accesses for Avionic Applications and Operating Systems on a Multi-Core Platform
Experience Report: Memory Accesses for Avionic Applications and Operating Systems on a Multi-Core Platform Andreas Löfwenmark Avionics Equipment Saab Aeronautics Linköping, Sweden andreas.lofwenmark@saabgroup.com
Robust Partitioned Scheduling for Real-Time Multiprocessor Systems
Robust Partitioned Scheduling for Real-Time Multiprocessor Systems Frédéric Fauberteau 1, Serge Midonnet 1, and Laurent George 2 1 Université Paris-Est LIGM, UMR CNRS 8049 5, bd Descartes, Champs-sur-Marne,
A Cache Design for Probabilistically Analysable Real-time Systems
A Cache Design for Probabilistically Analysable Real-time Systems Leonidas Kosmidis,, Jaume Abella, Eduardo Quiñones, Francisco J. Cazorla, Universitat Politècnica de Catalunya Barcelona Supercomputing
Introduction to Embedded Systems
Introduction to Embedded Systems Edward A. Lee & Sanjit Seshia UC Berkeley EECS Spring 008 Copyright 008, Edward A. Lee & Sanjit Seshia, All rights reserved Lecture 0: Scheduling Anomalies Source This
A Fully Preemptive Multiprocessor Semaphore Protocol for Latency-Sensitive Real-Time Applications
A Fully Preemptive Multiprocessor Semaphore Protocol for Latency-Sensitive Real-Time Applications ECRTS 13 July 12, 2013 Björn B. bbb@mpi-sws.org A Rhetorical Question On uniprocessors, why do we use the
Taming Non-blocking Caches to Improve Isolation in Multicore Real-Time Systems
Taming Non-blocking Caches to Improve Isolation in Multicore Real-Time Systems Prathap Kumar Valsan, Heechul Yun, Farzad Farshchi University of Kansas 1 Why? High-Performance Multicores for Real-Time Systems
WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon?
WCET and Mixed-Criticality: What does Confidence in WCET Estimations Depend Upon? Sebastian Altmeyer 1, Björn Lisper 2, Claire Maiza 3, Jan Reineke 4, and Christine Rochange 5 1 University of Luxembourg,
Position Paper. Minimal Multicore Avionics Certification Guidance
Position Paper On Minimal Multicore Avionics Certification Guidance Lui Sha and Marco Caccamo University of Illinois at Urbana-Champaign Greg Shelton, Marc Nuessen, J. Perry Smith, David Miller and Richard
Mechanisms for Guaranteeing Data Consistency and Flow Preservation in AUTOSAR Software on Multi-core Platforms
Mechanisms for Guaranteeing Data Consistency and Flow Preservation in AUTOSAR Software on Multi-core Platforms Haibo Zeng General Motors R&D, haibo.zeng@gm.com Marco Di Natale Scuola Superiore S. Anna,
Shared Cache Aware Task Mapping for WCRT Minimization
Shared Cache Aware Task Mapping for WCRT Minimization Huping Ding & Tulika Mitra School of Computing, National University of Singapore Yun Liang Center for Energy-efficient Computing and Applications,
Design and Analysis of Time-Critical Systems Introduction
Design and Analysis of Time-Critical Systems Introduction Jan Reineke @ saarland university ACACES Summer School 2017 Fiuggi, Italy computer science Structure of this Course 2. How are they implemented?
Scheduling Algorithm and Analysis
Scheduling Algorithm and Analysis Model and Cyclic Scheduling (Module 27) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Task Scheduling Schedule: to determine which task
Partitioned Multiprocessor Scheduling of Mixed- Criticality Parallel Jobs
University of Nebraska - Lincoln DigitalCommons@University of Nebraska - Lincoln CSE Conference and Workshop Papers Computer Science and Engineering, Department of 014 Partitioned Multiprocessor Scheduling
State-Based Mode Switching with Applications to Mixed-Criticality Systems
State-Based Mode Switching with Applications to Mixed-Criticality Systems Pontus Ekberg, Martin Stigge, Nan Guan and Wang Yi Uppsala University, Sweden Email: {pontus.ekberg martin.stigge nan.guan yi}@it.uu.se
302 IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 7, NO. 2, MAY 2011
302 IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, VOL. 7, NO. 2, MAY 2011 Partitioning Real-Time Applications Over Multicore Reservations Giorgio Buttazzo, Senior Member, IEEE, Enrico Bini, Member, IEEE,
Proceedings of the 8 th Real-Time Scheduling Open Problems Seminar (RTSOPS)
Proceedings of the 8 th Real-Time Scheduling Open Problems Seminar (RTSOPS) held in conjunction with the 29 th Euromicro Conference on Real-Time Systems (ECRTS) Edited by Vincent Nelis 1 and Tam Chantem
Statistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
A Survey of Real-Time Automotive Systems
A Survey of Real-Time Automotive Systems Zhishan Guo, Rui Liu, Xinghao Xu and Kecheng Yang Department of Computer Science, University of North Carolina at Chapel Hill Abstract In many cyber-physical systems
Mixed Criticality Scheduling in Time-Triggered Legacy Systems
Mixed Criticality Scheduling in Time-Triggered Legacy Systems Jens Theis and Gerhard Fohler Technische Universität Kaiserslautern, Germany Email: {jtheis,fohler}@eit.uni-kl.de Abstract Research on mixed
6.1 Motivation. Fixed Priorities. 6.2 Context Switch. Real-time is about predictability, i.e. guarantees. Real-Time Systems
Real-Time Systems Summer term 2017 6.1 Motivation 6.1 Motivation Real-Time Systems 6 th Chapter Practical Considerations Jafar Akhundov, M.Sc. Professur Betriebssysteme Real-time is about predictability,
An Experimental Analysis of DAG Scheduling Methods in Hard Real-time Multiprocessor Systems
An Experimental Analysis of DAG Scheduling Methods in Hard Real-time Multiprocessor Systems Manar Qamhieh, Serge Midonnet To cite this version: Manar Qamhieh, Serge Midonnet. An Experimental Analysis of
Technical Report. On the Processor Utilisation Bound of the C=D Scheduling Algorithm. José Augusto Santos-Jr George Lima Konstantinos Bletsas*
Technical Report On the Processor Utilisation Bound of the C=D Scheduling Algorithm José Augusto Santos-Jr George Lima Konstantinos Bletsas* *CISTER Research Center CISTER-TR-141208 2013/03/13 Technical
Cluster scheduling for real-time systems: utilization bounds and run-time overhead
Real-Time Syst (2011) 47: 253 284 DOI 10.1007/s11241-011-9121-1 Cluster scheduling for real-time systems: utilization bounds and run-time overhead Xuan Qi Dakai Zhu Hakan Aydin Published online: 24 March
Real Time Operating Systems and Middleware
Real Time Operating Systems and Middleware Introduction to Real-Time Systems Luca Abeni abeni@disi.unitn.it Credits: Luigi Palopoli, Giuseppe Lipari, Marco Di Natale, and Giorgio Buttazzo Scuola Superiore
Proceedings of the 11 th Junior Researcher Workshop on Real-Time Computing JRWRTC
Proceedings of the 11 th Junior Researcher Workshop on Real-Time Computing JRWRTC 2017 http://www.rtns17.org/jrwrtc2017/ Grenoble, France October 3-6, 2017 Message from the Workshop Chairs Welcome to
1. Introduction. 1 Multi-Core Execution of Hard Real-Time Applications Supporting Analysability. This research is partially funded by the
WCET ANALYSIS OF A PARALLEL 3D MULTIGRID SOLVER EXECUTED ON THE MERASA MULTI-CORE 1 Christine Rochange 2, Armelle Bonenfant 2, Pascal Sainrat 2, Mike Gerdes 3, Julian Wolf 3, Theo Ungerer 3, Zlatko Petrov
SHARING NON-PROCESSOR RESOURCES IN MULTIPROCESSOR REAL-TIME SYSTEMS. Bryan C. Ward. Chapel Hill 2016
SHARING NON-PROCESSOR RESOURCES IN MULTIPROCESSOR REAL-TIME SYSTEMS Bryan C. Ward A dissertation submitted to the faculty at the University of North Carolina at Chapel Hill in partial fulfillment of the
Giorgio Buttazzo. Scuola Superiore Sant Anna, Pisa. The transition
Giorgio Buttazzo Scuola Superiore Sant Anna, Pisa The transition On May 7 th, 2004, Intel, the world s largest chip maker, canceled the development of the Tejas processor, the successor of the Pentium4-style
ait: WORST-CASE EXECUTION TIME PREDICTION BY STATIC PROGRAM ANALYSIS
ait: WORST-CASE EXECUTION TIME PREDICTION BY STATIC PROGRAM ANALYSIS Christian Ferdinand and Reinhold Heckmann AbsInt Angewandte Informatik GmbH, Stuhlsatzenhausweg 69, D-66123 Saarbrucken, Germany info@absint.com
Ensuring Schedulability of Spacecraft Flight Software
Ensuring Schedulability of Spacecraft Flight Software Flight Software Workshop 7-9 November 2012 Marek Prochazka & Jorge Lopez Trescastro European Space Agency OUTLINE Introduction Current approach to
Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW
Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW 2 SO FAR talked about in-kernel building blocks: threads memory IPC drivers
Statistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Marius Mikucionis Axel Legay, Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
What to Make of Multicore Processors for Reliable Real-Time Systems?
What to Make of Multicore Processors for Reliable Real-Time Systems? Technical Report TR-100401 Theodore P. Baker Dept. of Computer Science Florida State University Tallahassee FL 32306-4530, USA e-mail:
Scheduling Challenges in Mixed Critical Real-time Heterogeneous Computing Platforms
Available online at www.sciencedirect.com Procedia Computer Science 00 (2013) 000 000 International Conference on Computational Science, ICCS 2013 Scheduling Challenges in Mixed Critical Real-time Heterogeneous
Blocking Analysis of FIFO, Unordered, and Priority-Ordered Spin Locks
On Spin Locks in AUTOSAR: Blocking Analysis of FIFO, Unordered, and Priority-Ordered Spin Locks Alexander Wieder and Björn Brandenburg MPI-SWS RTSS 2013 12/04/2013 Vancouver, Canada Motivation: AUTOSAR:
Caches in Real-Time Systems. Instruction Cache vs. Data Cache
Caches in Real-Time Systems [Xavier Vera, Bjorn Lisper, Jingling Xue, Data Caches in Multitasking Hard Real- Time Systems, RTSS 2003.] Schedulability Analysis WCET Simple Platforms WCMP (memory performance)
Multiprocessor Real-Time Locking Protocols: from Homogeneous to Heterogeneous
Multiprocessor Real-Time Locking Protocols: from Homogeneous to Heterogeneous Kecheng Yang Department of Computer Science, University of North Carolina at Chapel Hill Abstract In this project, we focus