Madhya Pradesh Bhoj (Open) University, Bhopal

Size: px
Start display at page:

Download "Madhya Pradesh Bhoj (Open) University, Bhopal"

Transcription

1 Subject : Computer Architecture Q.1 What are logic gates? Explain half adder and full adder? Logic gates D;k gas\ Half adder vksj full adder dks le>kbz;sa Q.2 What are registers? Explain shift registers? Registers D;k gas\ Shift registers dks le>kbz;sa Q.3 Explain the following terms: fueufyf[kr VeZ dks le>kbz;s : (i) Error detection code (ii) Alphanumeric code (iii) Gray code Q.4 Describe instruction cycle & timing and control? Instruction cycle vksj timing and control dks le>kbz;sa Q.5 Explain interrupt and interrupt cycle? Interrupt vksj interrupt cycle dks le>kbz;sa I Q.1 What are flip flops? Describe JK flip flop? Flip flops D;k gas\ JK flip flop dks le>kbz;sa Q.2 Explain the following term: fueufyf[kr VeZ dks le>kbz;s (i) RAM (ii) Multiplexer (iii) Decoder Q.3 Explain fixed point and floating point representation? Fixed point vksj floating point representation dks le>kbz;sa Q.4 What are instruction codes and stored program organization? Instruction codes vksj stored program organization D;k gas\ Q.5 Explain the following term: fueufyf[kr VeZ dks le>kbz;s (i) Assembler (ii) Machine language (iii) Assembly language

2 Subject : MULTIMEDIA SYSTEM Q1 Explain use of multimedia in different area. eyvhehfm;k ds fofhkuu {As=Asa es mi;kssx dks le>kbz, A Q2. Explain different principals of animation.,uhes'ku ds fofhkuu fl)kurksa dks le>kbz,a Q3. Explain digital video architecture. digital video architecture dks le>kvks A Q4. Explain various memory and storage device. fofhkuu memory and storage device dks le>kvks A Q5. Explain 3d modeling. 3Mh ekwmfyax dks le>kbz, A Q1 What is multimedia?explain. eyvhehfm;k D;k gs \ le>kbz, A I Q2. Explain 3D Drowing and rendering. 3Mh Drowing and rendering dks le>kbz, A Q3. What is Chroma keys? Chroma keys D;k gs \ Q4. Explain Voice Recognition system. आव ज म न यत प रण ऱ dks le>kbz, A Q5 Explain various sound editing tools in brief. ध वनन स ऩ दन ds fofhkuu ;a=ksa ds la{ksi esa le>kbz,a

3 Subject : Communication Skills Q.1 Define communication? What is the process of communication? Q.2 Explain the meaning and significance of education? Q.3 What are the channels of communication? Explain downward and upward channel of communication? Q.4 Explain the barriers of communication? Q.5 What are the nature and characteristics of group communication? I Q.1 Explain the external and internal communication network? Q.2 Explain the meaning and importance of high morale? How do you keep the morale high? Q.3 What are the various media of communication? Q.4 What are the essentials of effective communication? Explain in brief? Q.5 What is listening? What is significance of effective listening in business communication?

4 Subject : COMPUTER NETWORKING Q1. Explain LAN,MAN,WAN? LAN,MAN,WAN. dks le>kbz;s \ Q2. Explain OSI reference Model in Detail. OSI reference Model dks le>kbz;s \ Q3. Write short notes? fvii.kh fyf[k, \ (a) Magnetic Media (b) Coaxial Cable Q4. Explain Internet Multicasting. Internet Multicasting dks le>kbz;s \ Q5. Write short notes? fvii.kh fyf[k, \ (a) Cryptography (b) Encryption I Q1. What is Computer Networks. Computer Networks D;k gs \ Q2. Explain Comparison of the OSI and TCP/IP Reference Models. OSI,.M TCP/IP Reference Models es a varj le>kbz;sa Q3. Explain Satellites versus Fiber. Satellites versus Fiber dks le>kbz;sa Q4. Write short notes? fvii.kh fyf[k, \ (a) IP Address (b) Mobile IP Q5. Explain Digital Signatures in detail. Digital Signatures dks folrkj esa le>kbz;sa

5 Subject System Analysis and Design &MIS Q1. Explain System development life cycle. fllve fodkl pø dks le>kbz, A Q2 What is cost benefit analysis? Explain it with type cost benefit analysis D;k gs \ blds fofhkuu izdkj le>kbz, A Q3. Differentiate logical and physical design. ykwftdy vksj fqftdy fmtkbu esa varj Li"V dhft,a Q4. What is normalization? Explain in detail normalization D;k gs \ le>kbz, A Q5. What is risk analysis? explain risk analysis. fjld fo'ys"k.k D;k gs \ Q1. Explain responsibility of system analyst. fllve fo'ys"kd dh fteesnkfj;k le>kbz, A Q2 I Explain Qrganizatin chart,decision Tree,System flow chart. laxbu pkvz] fu.kz; o`{k],oa fllve Q~yks pkvz dks le>kbz, A Q3. What is the objective of output design. vkmviqv fmtkbzu dk mn~ns'; D;k gs A Q4. Explain types of system testing. fllve testing ds izdkj le>kbz, A Q5. What do you understand by system acceptance and combating resisteance? fllve acceptance and combating resistance ls vki D;k le>rs gks \

6 Subject Digital Electronics Q.1 What do you mean by number system? Explain Binary-to-Decimal Conversion giving suitable example. Number system स आऩ क य समझrs gks \ Binary-to-Decimal Conversion dks mnkgj.k lfgr le>kbz,\ Q.2 What are Don't-Care Conditions? Describe Sum-of-Products Method. Don't-Care Conditions D;k gas\ Sum-of-Products Method dks le>kbz;sa Q.3 Explain Half Adders and Full Adders in detail. Half Adders vksj Full Adders dks folrkj esa le>kbz;sa Q.4 Explain the following term: fueufyf[kr VeZ dks le>kbz;s (i) Ripple Counters, (ii) Ring Counters Q.5 Explain ROM, PROM and EPROM,? ROM, PROM vksj EPROM dks le>kbz;sa I Q.1 What are gates? Explain exclusive OR gates and exclusive NOR gates in detail. Gates D;k gas\ exclusive OR gates,oa exclusive NOR gates dks le>kbz;sa Q.2 Explain Karnaugh Maps in detail. Karnaugh Maps dks folrkj esa le>kbz;sa Q.3 What is Binary Adders? Explain Hexadecimal-to-Decimal Conversion. Binary Adders D;k gas\ Hexadecimal-to-Decimal Conversion.dks le>kbz;sa Q.4 Explain the following term: fueufyf[kr VeZ dks le>kbz;s (i) Buffer Registers (ii) Shift Registers Q.5 What is Hexadecimal Addresses? What is static and dynamic RAM? Hexadecimal Addresses D;k gas\ Static,oa dynamic RAM D;k gas\

7 Subject Data structures Through Language C Q1. What is array?give proper example of one dimensional,two dimensional array.,sjs D;k gs\,d fohkh;,oa nks fohkh;,sjs dks mnkgj.k lfgr le>kbz,\. Q2. What is stack?write push and push opration with stack used folloing numbers. 8,14,12,20,9,5. LVSd D;k gs \ fueu fyf[kr la[;kvksa dk mi;ksx dj iq'k,oa ikwi lapkyu dks le>kbz, \ Q3 Explain threaded binary tree with proper example. उच त उद हरण क स थ threaded ckbujh Vªh dks le>kbz, \ Q4. What is sorting? Explain quick sort with efficiency consideration. Sorting D;k gs\ quick sort dks efficiency consideration ds स थ le>kbz, \ Q5 What is Graph? Write Shortest path algorithm and its use? Graph D;k gs\ Shortest path algorithm लऱखks,oa उऩय ग le>kbz, \ I Q1. What do you mean by abstract data type? Abstract ड ट प रक र स आऩ क य समझrs gks \ Q2 What is circular list? Explain with example. circular list D;k gs\उद हरण स le>kbz, \ Q3 Write the Huffman Algorithm and uses of it. Huffman एल ग ररथ म लऱख और इसकh उऩय fगrk le>kbz, \ Q4. Write heap sort procedure with example? उद हरण क स थ heap sort प रक र य लऱख? Q5. What do you mean by linked representation of graph?write Dijkstra's Algorithm. ग र प क लऱ क ड प रनतननचधत व स आऩ क य समझrs gks \ Dijkstra s algorithm लऱखks \

8 Subject : Database Management System Q1. Write concept of DBMS with architecture. Concept of DBMS dks architecture lfgr fyf[k,a Q2. Explain ER-diagram in detail. ER-diagram dks folrkj es a le>kbz;sa Q3. What is Referential Integrity? Referential Integrity D;k gs \ Q4. Write Process of Normalization? Normalization dh Process dks fyf[k,a Q5. What is SQL? and describe SQL Schema. SQL D;k gs \,oa SQL Schema dks crkbz;sa Q1. Explain Data Model. Data Model le>kbz;sa I Q2. Short Note: fvii.kh fyf[k, : (a) Entity Sets (b)constraints Q3. Explain Join Operator and Division Operator. Join Operator rfkk Division Operator dks le>kbz;sa Q4. Explain Normal Forms in Detail. Normal Forms dks folrkj esa le>kbz;sa Q5. Write Basic SQL Queries. Basic SQL Queries dks fyf[k,a

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject: Visual Basic Q.1 Explain IDE in VB. IDE क य ह? VB म IDE क समझ इय Q.2 Explain all data types in VB. VB क सभ ड ट ट इप स क समझ इय Q.3 What is an MDI form? Explain its features. MDI क य ह? इसक व श

More information

Madhaya Pradesh Bhoj Open University.Bhopal Class-Bsc (IT) 1st Year 2014 Subject Information Technology

Madhaya Pradesh Bhoj Open University.Bhopal Class-Bsc (IT) 1st Year 2014 Subject Information Technology Subject Information Technology Q.1 Define Information. What is the need of Information? Explain Features of Electronic Data iz-1 Processing Systems. buqkwjes'ku dks ifjhkkf"kr dhft,a buqkwjes'ku dh D;k

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject- MS Access Maximum Marks: 20 Q1. Explain in detail different types of forms in MS-Access. Q2. Describe the process of creating table using Example. Q3. Describe the process of creating report using

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) Second Year ( )

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) Second Year ( ) Subject: Computer Architecture Maximum Marks: 30 Q.1 What is flip flops. fqfyi & ykwi D;k gsa Q.2 Design a full adder. Qqy,Mj dks cukb;sa Q.3 Explain different types of ROM jkse ds fofhkuu izdkj crkb;sa

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject- Management Information Systems Maximum Marks: 30 Q.1 What do you mean by Information System? Explain its categories. Q.2 Briefly describe what is ERP? Q.3 What is basic component of any software?

More information

Q.3 What are The Binary Equivalents of The Decimal Numbers 7,20,31,64? Q.4 What is The advantage of using Hexadecimal Numbers?

Q.3 What are The Binary Equivalents of The Decimal Numbers 7,20,31,64? Q.4 What is The advantage of using Hexadecimal Numbers? Course Code : 1PGDCA 1 Course: Title: Fundamental of Computers & Information Technology Q.1 Explain The Types of Computer? dei;wvj ds izdkj dks le>kb,a Q.2 What Do You Mean by Logic Gates & Use of Logic

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. CS) FINAL Year

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. CS) FINAL Year Subject: DATA COMMUNICATION & NETWORK Maximum Marks: 30 Q.1 Explain the basic components of data communication and their characteristics. MkVk lapkj ds ewy vo;oksa vksj mudh fo'ks"krk,w le>kb,a Q.2 Explain

More information

Subject Database Management Systems

Subject Database Management Systems Subject Database Management Systems Q.1. Define database. Explain the three level architecture of DBMS. iz-1 MkVkcsl dks ifjhkkf"kr djksa Mhch,e,l ds Fkzh ysoy vkdhzvsdpj dk o.kzu djksa Q.2. Explain following

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Diploma in computer application (DCA)- 2017-18 Subject : - FUNDAMENTALS OF COMPUTERS AND INFORMATION TECHNOLOGY 2 & fo'ofo ky; }kjk iznk; l=h; mrrj iqflrdkvksa esa gy djuk vfuok;z gsa 1. What is Computer?

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. CS) FINAL Year

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. CS) FINAL Year Subject: DATA COMMUNICATION & NETWORK Maximum Marks: 30 Q.1 Explain the functions of data link layer. MkVk fyad ys;j ds dk;ksz dks le>kb,a Q.2 Compare ADSL and HDSL in detail. ADSL vksj HDSL dh folrkj

More information

Assignment Question Paper II

Assignment Question Paper II Mdhy Prdesh Bhoj Open University. Bhopl SUBJECT : COMPUTER ORGANIZE & SYSTEM SOFTWARE - 1& lhkh iz'u Lo; dh glrfyfi es gy djuk vfuok;z gsa 2& nksuks l=h; iz'u i= fo ofo ky; }kjk iznk; l=h; mrrjiqflrdkvks

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. IT) Previous Year

Madhya Pradesh Bhoj (Open) University, Bhopal Master of Science (M.Sc. IT) Previous Year Subject: Foundation of IT and MS Office 2000 Max. Marks : 30 Q.1 Explain the storage media. Describe the magnetic disk device for storage? LVksjst ehfm;k dks le>kb;sapqecdh; fmld fof/k }kjk LVksjst dh

More information

Cambridge International Examinations Cambridge International General Certificate of Secondary Education

Cambridge International Examinations Cambridge International General Certificate of Secondary Education Cambridge International Examinations Cambridge International General Certificate of Secondary Education HINDI AS A SECOND LANGUAGE 0549/02 Paper 2 Listening For examination from 209 MARK SCHEME Maximum

More information

Digital MLS. A Quick Start Guide for Respected Members of Legislative Assembly and Council to submit devices online into MKCL s Digital MLS

Digital MLS. A Quick Start Guide for Respected Members of Legislative Assembly and Council to submit devices online into MKCL s Digital MLS Digital MLS A Quick Start Guide for Respected Members of Legislative Assembly and online into MKCL s Version 1.0 THIS QUICK START GUIDE WILL EXPLAIN IN SHORT ABOUT: HOW TO LOG INTO DIGITAL-MLS SYSTEM,

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) First Year ( )

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) First Year ( ) a a Subject: Computer Fundamentals Maximum Marks: 30 1 & lhkh iz'u Lo;a dh glrfyfi es gy djuk vfuok;z gsa 2 & fo'ofo ky; }kjk iznk; l=h; mrrj iqflrdkvksa es gy djuk vfuok;z gsa Q.1 Describe Classification

More information

Max.Marks:-30 Min.Marks:-10. Note: Attempt All Questions.

Max.Marks:-30 Min.Marks:-10. Note: Attempt All Questions. Course Code : 3BCA1 Course: Title: Data Base Management system Credit: 4 Q.1 What do you mean by DBMS? What are the advantages of DBMS? (What do you mean by RDBMS/ Explain cod low of RDBMS) DBMS ls vki

More information

Syllabus for Computer Science General Part I

Syllabus for Computer Science General Part I Distribution of Questions: Part I Q1. (Compulsory: 20 marks). Any ten questions to be answered out of fifteen questions, each carrying two marks (Group A 3 questions, Group B, Group C and Group D 4 questions

More information

Wood Based Industries MIS Uttar Pradesh Forest Department

Wood Based Industries MIS Uttar Pradesh Forest Department Wood Based Industries MIS Uttar Pradesh Forest Department New License User Interface Design Document Version 1.0 1 1.0 REGISTRATION AND LOGIN 1.1 REGISTRATION प ज करण User: For submitting the proposal,

More information

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register

5. (a) What is secondary storage? How does it differ from a primary storage? (b) Explain the functions of (i) cache memory (ii) Register General Concepts 1. (a) What are combinational circuits? (b) Perform the following: (i) Convert (0.5625) 10 = ( ) 2 (ii) (010010) 2 (100011) 2 = ( ) 2 2. (a) Using truth table prove that A B= A+ B (b)

More information

व ड ज एक स प म इनस क र प ट क -ब डड सक र य करन क ल ए

व ड ज एक स प म इनस क र प ट क -ब डड सक र य करन क ल ए 1 व ड ज एक स प म इनस क र प ट क -ब डड सक र य करन क ल ए Step 1 1. Go to Start-> Control Panel > Regional & Language Options >Click on Languages Tab Tick the Check box to Install files for complex scripts...

More information

INSTRUCTION MANUAL. Rajiv Gandhi Institute of Petroleum Technology, Jais ONLINE APPLICATION FORM FOR ADMISSIONS. Version 1.0. Designed & Developed By:

INSTRUCTION MANUAL. Rajiv Gandhi Institute of Petroleum Technology, Jais ONLINE APPLICATION FORM FOR ADMISSIONS. Version 1.0. Designed & Developed By: INSTRUCTION MANUAL ONLINE APPLICATION FORM FOR ADMISSIONS Rajiv Gandhi Institute of Petroleum Technology, Jais Designed & Developed By: Index Sr.no Content Page No 1 Student Login 3 2 Registration Page

More information

Injntu.com Injntu.com Injntu.com R16

Injntu.com Injntu.com Injntu.com R16 1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

More information

व य पक पट ररच लन मस द

व य पक पट ररच लन मस द व य पक पट ररच लन मस द प रल ख प र क षण स ज ञ पन स दर भ ददन क एलआईट ड 17/ट -122 28-01-2019 कन क सवमव : एलआईट ड 17 ऩ न व ऱ क न म: 1) स चन प रण ल स रक ष एव ब य म ट र क ववषय सवमव, एऱआईट ड 17 2) इऱ क ट र ननक

More information

Cambridge GRADE 4 Semester 2 nd EXAMINATIONS (1st February 2019)

Cambridge GRADE 4 Semester 2 nd EXAMINATIONS (1st February 2019) Page 1 of 6 Cambridge GRADE 4 Semester 2 nd EXAMINATIONS (1st February 2019) SUBJECT First Language ENGLISH PAPER TITLE ENGLISH PAPER 1 Non-Fiction TIME: 1 hour MARKS: 50 marks SECTION A: Reading Comprehension(

More information

USER MANUAL. Online Payment Form (User Interface) For. Rajiv Gandhi Institute of Petroleum and Technology, Raebareli. Version 1.0

USER MANUAL. Online Payment Form (User Interface) For. Rajiv Gandhi Institute of Petroleum and Technology, Raebareli. Version 1.0 USER MANUAL For Rajiv Gandhi Institute of Petroleum and Technology, Raebareli Online Payment Form (User Interface) Designed & Developed By: Index Sr.no Content Page No 1 Online Payment Page 3 2 State Bank

More information

User Guide. for. Control Table Management Web Application

User Guide. for. Control Table Management Web Application User Guide for Control Table Management Web Application National Electoral Roll Management System (ERMS) Phase-I TABLE OF CONTENTS Sr. No. Topic Page No. 1 How to Login 1 2 Main Menu 2 3 Change Password

More information

व य पक पट ररच लन मस द

व य पक पट ररच लन मस द व य पक पट ररच लन मस द प रल ख प र क षण स ज ञ पन स दर भ ददन क एलआईट ड 17/ट -121 28-01-2019 कन क सवमव : एलआईट ड 17 ऩ न व ऱ क न म: 1) स चन प रण ल स रक ष एव ब य म ट र क ववषय सवमव, एऱआईट ड 17 2) इऱ क ट र ननक

More information

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

More information

Fundamental of I.T. (c) Application of computer *************

Fundamental of I.T. (c) Application of computer ************* Paper I Fundamental of I.T 1. What is an output device? Discuss the type of output device used in computer. 2. What is Secondary memory? Discuss the type of secondary memory used in computer. 3. Explain

More information

Address Change Process Related Documents

Address Change Process Related Documents Address Change Process Documents Back ground and Requirement of Policy-: RKCL is running its operations through its ITGKs. These ITGKs are working on certain premises, some of them in rented premise and

More information

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject : Computer Fundamentals Q.1 What are Logic Gates? Explain it. र ज क ग ट स क म ह सभझ ईम? Q.2 Explain Software Concepts and Classification of Software. स फ टव मय अवध यण ओ औय स फ टव मय क वग कयण क

More information

R10. II B. Tech I Semester, Supplementary Examinations, May

R10. II B. Tech I Semester, Supplementary Examinations, May SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

More information

Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals. Question Bank. Unit I Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

More information

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER. DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

More information

1) What is information system? Describe the basic concepts of information systems.

1) What is information system? Describe the basic concepts of information systems. (DMSIT 01) ASSIGNMENT - 1, DEC - 2018. PAPER- I : BASICS OF 1) What is information system? Describe the basic concepts of information systems. 2) Discuss about input and output technologies of computer

More information

KENDRIYA VIDYALAYA BAILEY ROAD SECOND SHIFT HOLIDAY HOME WORK CLASS: XII SUB: ENGLISH

KENDRIYA VIDYALAYA BAILEY ROAD SECOND SHIFT HOLIDAY HOME WORK CLASS: XII SUB: ENGLISH KENDRIYA VIDYALAYA BAILEY ROAD HOLIDAY HOME WORK CLASS: XII SUB: ENGLISH Q.1. Write a letter to the Editor. Q.2. Write a complaint. Q.3. Write a Job application. Q.4. Write a comprehension. Q.5. Write

More information

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

More information

USER MANUAL. Online Payment Form. For. Rae Bareli. Version 2.0. Designed & Developed By:

USER MANUAL. Online Payment Form. For. Rae Bareli. Version 2.0. Designed & Developed By: USER MANUAL For Rajiv Gandhi Institute of Petroleum Technology, Rae Bareli Online Payment Form (User Interface) Designed & Developed By: Index Sr.no Content Page No 1 Online Payment Page 3 2 State Bank

More information

Table Joins and Indexes in SQL

Table Joins and Indexes in SQL Table Joins and Indexes in SQL स ब एसई प ठ यक रम पर आध ररत कक ष -11 द व र : स ज व भद र य स न तक त त श क षक (स गणक शवज ञ न ) क ० शव० ब ब क (लखनऊ स भ ग) पररचय कभ कभ हम ऐस आनफ म शन क अवश यकत पड़त ह जजसम ड

More information

USER MANUAL. Online Payment Form. For. Rajiv Gandhi Institute of Petroleum Technology, Jais. Version 1.0. Designed & Developed By:

USER MANUAL. Online Payment Form. For. Rajiv Gandhi Institute of Petroleum Technology, Jais. Version 1.0. Designed & Developed By: USER MANUAL For Rajiv Gandhi Institute of Petroleum Technology, Jais Online Payment Form (User Interface) Designed & Developed By: Index Sr.no Content Page No 1 Online Payment Page 3 2 State Bank Collect

More information

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT-I SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : CO (16MC802) Year & Sem: I-MCA & I-Sem Course & Branch: MCA Regulation:

More information

KENDRIYA VIDYALAYA No. 2, Delhi Cantt. 10 AUTUMN BREAK: SHIFT 2 - HOLIDAYS HOMEWORK. Class: XI

KENDRIYA VIDYALAYA No. 2, Delhi Cantt. 10 AUTUMN BREAK: SHIFT 2 - HOLIDAYS HOMEWORK. Class: XI Subject : HINDI Class: XI क न द र य व द य ऱय स -२ द ल ऱ छ न ( द व त य प ऱ ) श र य अ क श ग हक यय (२८ ससतम बर ०८ अक ट बर २०१४) व षय दहन द क - ग य र (दहन द -ऐच छछक) १. कब रद स, स रद स, द व, ऩदम कर, स ममत

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject-I- Data Structure through C Maximum Marks: 30 funz s'k& Q3 Q4 Q5 Q3 Describe the methods of parallel processing. What do you mean by Instruction? Describe the computer instructions in brief. How

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

More information

It is an entirely new way of typing and hence please go through the instructions to experience the best usability.

It is an entirely new way of typing and hence please go through the instructions to experience the best usability. Panini Keypad allows you to write in all languages of India on the phone, fast and easily without the need of printed characters on the keypad. It is based on a patented invention of statistical predictive

More information

B.Sc.-IT (Part I) EXAMINATION, 2010 Computing Logics And Reasoning

B.Sc.-IT (Part I) EXAMINATION, 2010 Computing Logics And Reasoning 1 B.Sc.-IT (Part I) EXAMINATION, 2010 Computing Logics And Reasoning Time allowed : Three Hours Maximum Marks : 50 Answer all ten questions (20 words each). Each question carries equal marks. Answer all

More information

Madhya Pradesh Bhoj (Open) University, Bhopal MCA Second Year (CS 09)

Madhya Pradesh Bhoj (Open) University, Bhopal MCA Second Year (CS 09) (CS 09) Subject: Data Communication and Networks Maximum Marks: 30 Q.1 What do you mean by Data Communication? Explain its Characteristics. MkVk de;wfuds'ku ls vki D;k le>rs gks \ bldh fo'ks"krkvks a dks

More information

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

More information

2c. Content of Computer systems (Component 01)

2c. Content of Computer systems (Component 01) c. Content of Computer systems (Component 01) This component will introduce learners to the internal workings of the Central Processing Unit (CPU), the exchange of data and will also look at software development,

More information

Enquiry Generation Details

Enquiry Generation Details Enquiry Generation Details PDF processed with CutePDF evaluation edition www.cutepdf.com http://past.ipr.res.in/limitedenquirynew.jsp Page 1 of 4 23-07-2018 ल म अन स ध न स थ न INSTITUTE FOR PLASMA RESEARCH

More information

INSTITUTE FOR PLASMA RESEARCH. An Aided Institute of Department of Atomic Energy, Government of India

INSTITUTE FOR PLASMA RESEARCH. An Aided Institute of Department of Atomic Energy, Government of India Enquiry Generation Details PDF processed with CutePDF evaluation edition www.cutepdf.com http://past.ipr.res.in/limitedenquirynew.jsp Page 1 of 4 09-05-2018 ल म अन स ध न स थ न INSTITUTE FOR PLASMA RESEARCH

More information

व य पक पट ररच लन मस द

व य पक पट ररच लन मस द व य पक पट ररच लन मस द प रल ख प र क षण स ज ञ पन स दर भ ददन क एलआईट ड 17/ट -120 28-01-2019 कन क सवमव : एलआईट ड 17 ऩ न व ऱ क न म: 1) स चन प रण ल स रक ष एव ब य म ट र क ववषय सवमव, एऱआईट ड 17 2) इऱ क ट र ननक

More information

User Manual for NISHTHA App ICT Based Attendance & Payroll System -: Submitted to :- State Urban Development Agency Raipur, Chhattisgarh

User Manual for NISHTHA App ICT Based Attendance & Payroll System -: Submitted to :- State Urban Development Agency Raipur, Chhattisgarh ISO 9001 & 27001 Certified 2017 User Manual for NISHTHA App ICT Based Attendance & Payroll System -: Submitted to :- State Urban Development Agency Raipur, Chhattisgarh Proposal Submitted By: - Entit Consultancy

More information

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

More information

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

More information

COPYRIGHTED MATERIAL INDEX

COPYRIGHTED MATERIAL INDEX INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

More information

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system. Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

More information

BUREAU OF INDIAN STANDARDS

BUREAU OF INDIAN STANDARDS BUREAU OF INDIAN STANDARDS Manak Bhavan, 9 Bahadur Shah Zafar Marg New Delhi 110002 s 011-2323 0131, 2323 3375 Extn 4442 TeleFax +91 11 2323 7093 Website : www.bis.org.in, email : litd@bis.org.in WIDE

More information

Madhya Pradesh Bhoj (Open) University, Bhopal

Madhya Pradesh Bhoj (Open) University, Bhopal Subject- Computer Organisation & System Software Maximum Marks: 20 Q.1 What is Number System? Explain Its Types? Q.2 What is Program Interrupt? Explain it. Q.3 Explain the Floating Point Representation?

More information

Bid Sheet MSTC/BLR/MONITORING COMMITTEE /54/BANGALORE /17-18/9697 [148589] :35:00.0 :: :40:

Bid Sheet MSTC/BLR/MONITORING COMMITTEE /54/BANGALORE /17-18/9697 [148589] :35:00.0 :: :40: Seet Auction No. Period Of Auction Currenc y MSTC/BLR/MONITORING COMMITTEE /54/BANGALORE /7-8/9697 [48589] 7-9-4 5. 7-9-4 447.5654 INR der/ Info No. Of ders 7 No. Of Winners 7 No. Of s 8/W SL. No. der

More information

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9

More information

STEPS TO BE FOLLOWED BY ERO FOR IMPLEMENTATION OF ECI ERMS

STEPS TO BE FOLLOWED BY ERO FOR IMPLEMENTATION OF ECI ERMS STEPS TO BE FOLLOWED BY ERO FOR IMPLEMENTATION OF ECI ERMS 1. एक Desktop Computer और इस पर Broadband Internet कन क शन स न चत कर Desktop System Windows XP/Windows 7/8 क स थ कम स कम 1 GB RAM और 50 GB Hard

More information

ST. MARY S PRIMARY SCHOOL, JHARSUGUDA SYLLABUS FOR THE ACADEMIC SESSION CLASSV

ST. MARY S PRIMARY SCHOOL, JHARSUGUDA SYLLABUS FOR THE ACADEMIC SESSION CLASSV ST. MARY S PRIMARY SCHOOL, JHARSUGUDA SYLLABUS FOR THE ACADEMIC SESSION- 2018-19 CLASSV Eng I Le 1-Remembering Le-3 Adverbs: Degree, Le-9 Lost and Found Le-15 Prepositions Le-18 Boating What You Have Learnt

More information

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

More information

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0 1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

More information

ELECTION PERSONNEL DEPLOYMENT SYSTEM

ELECTION PERSONNEL DEPLOYMENT SYSTEM ELECTION PERSONNEL DEPLOYMENT SYSTEM (EPDS) Uttar Pradesh Vidhan Sabha General Election 2017 By National Informatics Centre UP State Unit, Lucknow User Manual (Version 1.0.01) ELECTION PERRSONNEL RSONNEL

More information

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory)

ACADEMIC YEAR PLANNING - F.Y.J.C. ( ) F.Y.J.C. COMPUTER SCIENCE (Theory) ACADEMIC YEAR PLANNING - F.Y.J.C. (2015-16) F.Y.J.C. COMPUTER SCIENCE (Theory) JULY Number Systems & Binary Arithmetic : Binary number, decimal, octal, hexadecimal numbers, BCD,conversion from one number

More information

Scheme G. Sample Test Paper-I

Scheme G. Sample Test Paper-I Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

More information

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

More information

INTEGRATED URBAN & RURRAL DEVELOPMENT PROGRAM MAHARSHTRA,MUMBAI

INTEGRATED URBAN & RURRAL DEVELOPMENT PROGRAM MAHARSHTRA,MUMBAI INTEGRATED URBAN & RURRAL DEVELOPMENT PROGRAM MAHARSHTRA,MUMBAI GUIDE LINES FOR JOB APPLICATION Date 26/12/2018 Step 1. - First Its Mandatory to Register on www.iurdp.org for job application. Step 2. -

More information

Rizvi College of Arts, Science & Commerce Bandra (W), Mumbai Teaching Plan Academic Year

Rizvi College of Arts, Science & Commerce Bandra (W), Mumbai Teaching Plan Academic Year Academic Year 17-18 Subject: Communication Skills Faculty: SHABANA ANSARI Class : F.Y.B.Sc. (IT) SEM-1 JUNE The Seven Cs of Effective Communication: Completeness, Conciseness, Consideration, Concreteness,

More information

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure

Objectives: 1. Design procedure. 2. Fundamental circuits. 1. Design procedure Objectives: 1. Design procedure. 2. undamental circuits. 1. Design procedure Design procedure has five steps: o Specification. o ormulation. o Optimization. o Technology mapping. o Verification. Specification:

More information

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034 No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

More information

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) Final Year ( )

Madhya Pradesh Bhoj (Open) University, Bhopal Bachelor of Computer Application (BCA) Final Year ( ) Subject: Visual Basic Maximum Marks: 30 Q.1 Describe the various component of Visual Basic integrated environment development. fotqvy osfld dk izksxzkfeax okrkoj.k crkb;sa Q.2 Write the steps for creating,

More information

Marathi Indic Input 3 - User Guide

Marathi Indic Input 3 - User Guide Marathi Indic Input 3 - User Guide Contents 1. WHAT IS MARATHI INDIC INPUT 3?... 2 1.1. SYSTEM REQUIREMENTS... 2 1.2. APPLICATION REQUIREMENTS... 2 2. TO INSTALL MARATHI INDIC INPUT 3... 2 3. TO USE MARATHI

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

वधम न मह व र ख ल वववय लय न तक उप ध क यम B.A (First Year) थम वष ल क श सन स आ त"रक म $य कन ह त स य क य PA 01 and PA 02

वधम न मह व र ख ल वववय लय न तक उप ध क यम B.A (First Year) थम वष ल क श सन स आ तरक म $य कन ह त स य क य PA 01 and PA 02 वधम न मह व र ख ल वववय लय न तक उप ध क यम B.A (First Year) थम वष ल क श सन स 2014-15 आ त"रक म $य कन ह त स य क य PA 01 and PA 02 य छ, आपक PA 01 और 02 प.यम क स य क य /भजव य ज रह ह2, जनक ववरण 5न6न क र ह :- प.यम

More information

MLR Institute of Technology

MLR Institute of Technology MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN

More information

स चन औ दस ज- म नक क क टल क प रस व

स चन औ दस ज- म नक क क टल क प रस व व य पक पर च लन म मस द स दर भ ददन क सर सदस य प रल खन औ स चन व षय सवमव, एमएसड 5 प रक शन औ ग र द क प र द य व क व षय सवमव, एम एस ड 6 प रब ध औ त र पर षद, एमएसड स अन य इच छ क एमएसड 5/ ट 134 01-01-2018 वप रय

More information

Simple Queries in SQL & Table Creation and Data Manipulation

Simple Queries in SQL & Table Creation and Data Manipulation Simple Queries in SQL & Table Creation and Data Manipulation स ब एसई प ठ यक रम पर आध ररत कक ष -11 द व र : स ज व भद र य स न तक त त श क षक (स गणक शवज ञ न ) क ० शव० ब ब क (लखनऊ स भ ग) पररचय SQL क 1970 क अस

More information

END-TERM EXAMINATION

END-TERM EXAMINATION (Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

More information

Syllabus for Audit Assistant

Syllabus for Audit Assistant Syllabus for Audit Assistant i) Hindi & English Hindi तत सम,तद भव ऩयय यवयच,ववऱ म म हयवर और ऱ क क ततयय श द ध,-अश द ध वयतय स धध-ववच छ द अऱ कयर और समयस वचन, लऱ ग अन कयर थ और वयतय क लऱए एक शब द गद यय श आधयररत

More information

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system? MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

More information

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60

M. Sc (CS) (II Semester) Examination, Subject: Computer System Architecture Paper Code: M.Sc-CS-203. Time: Three Hours] [Maximum Marks: 60 M. Sc (CS) (II Semester) Examination, 2012-13 Subject: Computer System Architecture Paper Code: M.Sc-CS-203 Time: Three Hours] [Maximum Marks: 60 Note: Question Number 1 is compulsory. Answer any four

More information

HERITAGE XPERIENTIAL LEARNING SCHOOL IX- HALF YEARLY SYLLABUS SESSION SNO SUBJECT HALF YEARLY SYLLABUS

HERITAGE XPERIENTIAL LEARNING SCHOOL IX- HALF YEARLY SYLLABUS SESSION SNO SUBJECT HALF YEARLY SYLLABUS HERITAGE XPERIENTIAL LEARNING SCHOOL IX- HALF YEARLY SYLLABUS SESSION- 2018-19 SNO SUBJECT HALF YEARLY SYLLABUS 1 Social Science 1. India Size and Location 2. Physical features of India 3. Drainage 4.

More information

National Informatics Centre, Pune

National Informatics Centre, Pune USER MANUAL Admission Portal (Version 1.) School Education And Sports Department Government of Maharashtra January 2015 (NIC-PUNE-G3-AdmissionPortal-UM001) National Informatics Centre, Pune No part of

More information

ह म चल प रद श क न दर य व श व द य लय महत वप र ण स चन

ह म चल प रद श क न दर य व श व द य लय महत वप र ण स चन ह म चल प रद श क न दर य व श व द य लय Central University of Himachal Pradesh क प क य य, एचप स ए व क स वडयम क वनक, धम, व - क गड, वहम च प रद 176215 Camp Office, Near HPCA Cricket Stadium, Dharamshala, District

More information

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

Logic design Ibn Al Haitham collage /Computer science Eng. Sameer DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

More information

Computer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

Computer Architecture: Part V. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Computer Architecture: Part V First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Addition and Subtraction Multiplication Algorithm Array Multiplier Peripheral

More information

BUREAU OF INDIAN STANDARDS

BUREAU OF INDIAN STANDARDS BUREAU OF INDIAN STANDARDS Manak Bhavan, 9 Doc Bahadur ETD/42/ Shah 11302 Zafar Marg New Delhi 110002 Phones 2323 0131 2323 3375 Extn 4284 TeleFax +91 11 2323 1192 Website : www.bis.org.in email : eetd@bis.org.in

More information

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

More information

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.

More information

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE)

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) SEMESTER SYSTEM, 2010-2013 A PROPOSED SCHEME FOR B.Sc. (ELECTRONICS MAINTENANCE) CLASS/ SEMESTER Sem-III Sem-IV B. Sc (Elex. Maint) EL-2101 Op-Amp & its Applications EL-2102 Digital Electronics II EL-2103

More information

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

More information

INDUSTRY SECTOR CUSTOMER INTERACTION PORTAL USER MANUAL. For Customers

INDUSTRY SECTOR CUSTOMER INTERACTION PORTAL USER MANUAL. For Customers INDUSTRY SECTOR CUSTOMER INTERACTION PORTAL USER MANUAL For Customers ¼ããÀ ã ÖñÌããè ƒêãñãä ã È ãšêôã ãäêããä½ã ñ Bharat Heavy Electricals Limited उद य ग क ष त र/ Industry Sector, एक क त क य ऱय/Integrated

More information

SYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER

SYLLABUS. osmania university CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION CHAPTER - 2 : BASIC COMPUTER Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : REGISTER TRANSFER LANGUAGE AND MICRO OPERATION Difference between Computer Organization and Architecture, RTL Notation, Common Bus System using

More information

Code No: R Set No. 1

Code No: R Set No. 1 Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

More information

Block-2- Making 5 s. १. ट ल ज कर and 10 s Use of a and an number names

Block-2- Making 5 s. १. ट ल ज कर and 10 s Use of a and an number names SYLLABUS FOR STD I ACADEMIC YEAR 2016-17 Month English Math EVS Hindi Marathi sight words Block-1 Numbers 0 Block-1- My Family svar ³A sao AÁ (ग ण )एक ह त पर to 10 Block-2- My School Vowels Block-2- Making

More information

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

More information