Deadlock Avoidance in Flexible Manufacturing Systems Using Finite Automata
|
|
- Rosa Logan
- 5 years ago
- Views:
Transcription
1 424 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST 2000 TABLE IV NUMERICAL RESULTS FOR EXAMPLE 3 REFERENCES [1] H. Chen, C. Chu, and J. M. Proth, A more efficient Lagrangian relaxation approach to job shop scheduling problems, in Proc. IEEE Int. Conf. on Robotics and Automation, 1995, pp [2] C. Czerwinski and P. B. Luh, Scheduling products with bills of materials using an improved Lagrangian relaxation technique, IEEE Trans. Robot. Automat., vol. 10, pp , [3] I. Duenyas, A simple release policy for networks of queues with controllable inputs, Oper. Res., vol. 42, no. 6, pp , [4] Y. T. Herer and M. Masin, Mathematical programming formulation of CONWIP-based production lines and relationship to MRP, Int. J. Prod. Res., vol. 35, no. 4, pp , [5] J. Wang, P. B. Luh, X. Zhao, and J. Wang, An optimization-based algorithm for job shop scheduling, Sadhana, vol. 22, no. 2, pp , [6] P. B. Luh, L. Gou, Y. Zhang, T. Nagahora, M. Tsuji, K. Yoneda, T. Hasegawa, Y. Kyoya, and T. Kano, Job shop scheduling with group-dependent setups, finite buffers, and long time horizon, Ann. Oper. Res., vol. 76, pp , [7] M. L. Spearman, D. L. Woodruff, and W. J. Hopp, CONWIP: A pull alternate to Kanban, Int. J. Prod. Res., vol. 28, no. 5, pp , [8] L. M. Wein, Scheduling network of queues: Heavy traffic analysis of a multi-station network with controllable input, Oper. Res., vol. 40, no. 4, pp. S312 S334, Fig. 4. WIP distribution for Example 3. for the first 20 days because parts that have very early due dates are released to fully utilize the machines, regardless of the WIP level. The parts with very late due dates are not released in view of the existence of earliness penalties. The solution quality, as measured in terms of duality gap, however, is good for this case. In Case 2, CONWIP constraints with W =40 were added, and the WIP over the scheduling horizon is overlaid in Fig. 4. Compared to Case 1, the WIP levels are much lower. At the same time, the feasible cost increases only slightly because the CONWIP constraints were included in optimization, and the resulting schedule maintains good on-time delivery performance. The maximum WIP decreased drastically for the first 20 days and the delay on part completion is very small. V. CONCLUSIONS A new separable formulation for CONWIP-based job shop scheduling is presented. A Lagrangian relaxation-based algorithm is developed to solve the problem. Testing results demonstrate that it can generate schedules with controllable WIP levels. At the same time, good on-time delivery performance is obtained. The formulation can also be easily extended to cover other situations. For example, different part types may vary in size and value, and it may be more reasonable to have different weights for different part types in calculating WIP levels. This constant weighted WIP concept can be easily formulated by having weights for parts in (2.3). Another example is that a job shop may want to limit WIP levels down to individual part types or families of part types as opposed to having one WIP level for the entire factory. This can be similarly modeled by having the CONWIP constraints for selected part types or families of part types. ACKNOWLEDGMENT The authors would like to thank Y. Zhang and X. Zhao at the University of Connecticut for their assistance and invaluable suggestions. Deadlock Avoidance in Flexible Manufacturing Systems Using Finite Automata Ali Yalcin and Thomas O. Boucher Abstract A distinguishing feature of a flexible manufacturing system (FMS) is the ability to perform multiple tasks in one machine or workstation (alternative machining) and the ability to process parts according to more than one sequence of operations (alternative sequencing). In this paper, we address the issue of deadlock avoidance in systems having these characteristics. A deadlock-free and maximally permissive control policy that incorporates this flexibility is developed based on finite automata models of part process plans and the FMS. The resulting supervisory controller is used for dynamic evaluation of deadlock avoidance based on the remaining processing requirements of the parts. Index Terms Deadlock avoidance, finite automata, flexible manufacturing systems, supervisory control. I. INTRODUCTION A typical flexible manufacturing system (FMS) is composed of single machines or workstations that can perform various operations and a material handling system that interconnects these machines. Raw parts enter the system at discrete points in time. These parts are Manuscript received January 6, 1999; revised October 14, This paper was approved for publication by Associate Editor Y. Narahari and Editor P. Luh upon evaluation of the reviewers comments. A. Yalcin was with with the Department of Industrial Engineering, Rutgers University, Piscataway, NJ USA. He is now with the Department of Industrial and Management Systems Engineering, University of South Florida, Tampa, FL USA. T. O. Boucher is with with the Department of Industrial Engineering, Rutgers University, Piscataway, NJ USA. Publisher Item Identifier S X(00) X/00$ IEEE
2 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST processed to completion by routing them through various machines or workstations according to individual process plans and the sequence of machines utilized differs among the parts. This is in distinction from a pipeline process in which workpieces follow the same predetermined route. After a part is completely processed, it is unloaded from the system. The flexibility in FMS s is the ability to perform multiple tasks in one machine or workstation (alternative machining), and also the ability to process a part according to more than one sequence of operations (alternative sequencing) [1]. Concurrent flow of multiple parts competing for a limited amount of resources in these systems may lead to deadlock [2] [6]. An important consideration in system design and control software design is the detection of deadlock and corrective action. Researchers have traditionally used Petri nets or graph theoretic approaches as the formalism and adopted various approaches such as deadlock prevention or deadlock avoidance policies to overcome the problem of deadlock in manufacturing [2], [4], [5], [7] [12]. Researchers in [3] present a review of current research in this area and define deadlock avoidance policies suitable for real-time implementation. They develop a discrete event dynamic model whose states provide the information on the current interactions between jobs and resources. As events relevant to the deadlock analysis take place, using the knowledge of the system s state, the occurrence of certain events that lead to deadlocks are inhibited. An important topic that has not been sufficiently addressed in the deadlock avoidance literature is the flexibility associated with FMS s. Even though many researchers have made reference to this topic in their work, they have not provided examples that take this flexibility into consideration when generating deadlock avoidance control patterns. In [13], Ezpeleta and Colom use colored Petri nets to model an FMS that processes parts while considering alternate part process plans. The model requires that the process plan to be followed is selected a priori; i.e., before the part is released into the cell. Ideally, a controller should be allowed to consider alternative routing of parts dynamically during the manufacture of the part. From a control point of view, incorporating this flexibility into the controller design should improve the performance of the manufacturing system [1]. In this paper, we address the problem of deadlock avoidance in flexible manufacturing cells with direct address material handling systems. We incorporate alternate machining and alternate sequencing within the control pattern. We present control policies that guarantee deadlock-free control of a flexible manufacturing cell while being maximally permissive. It is assumed that each job has a unique identification, each part occupies only one resource at a time and each resource can process one part at a time. We model the FMS using the framework introduced by Ramadge and Wonham [14] for modeling and control of discrete event systems (DES) based on formal languages generated by finite automata. Few researchers have so far used this framework as their formalism to model flexible manufacturing cells. In [15], Brandin discusses the implementation of such an approach to supervisory control of a manufacturing cell on programmable logic controllers. However, the behavioral specifications are such that only one part is processed at a time, eliminating the need to address the problem of deadlock avoidance. Fanti et al. in [16] address deadlock avoidance in assembly systems. They describe a control methodology based on two di-graphs that model the specific order in which the resources appear in all the working procedures and the interactions between jobs and resources based on the current state. The same research group developed control policies for a multicell FMS [17]. We model the functionality of the cell as a finite automaton, which describes the states of the resources and the possible part movements in the cell (cell model). The process plans for different part types are Fig. 1. FMC [18]. individually modeled as finite automata and are used to define the rules that govern the system. These finite automata for the process plans capture all the flexibility related to the processing of a particular part type. Depending on the parts that are scheduled for processing and the parts that are already in the cell, a finite automaton model is synthesized to describe combined remaining process requirements for those parts (requirements model). The cell model and the requirements model are coupled to generate a control pattern that guarantees the complete processing of the parts scheduled and the parts already in the cell. A new control pattern is generated only when a new part is scheduled for production. One advantage of the control policies proposed in this paper is that it allows the manufacturing cell and the process plans to be modeled separately. Consequently, the models are much smaller and easier to understand and new part types can be introduced to the system without making any changes on the existing models. Also, any physical changes in the cell can be made by modifying the cell model only, thus facilitating easier maintenance of the system. Another advantage of the proposed control policies is that the processing requirements are analyzed dynamically as the parts in the cell and the parts scheduled for production change. This dynamic evaluation leads to a much smaller model than a prevention policy, which requires that all the process plans of all the parts produced by the system be represented in one model, requiring extensive computation. In Section II, a small FMS is used to convey new ideas and methods. A finite automaton model for the manufacturing cell and finite automata models for process plans are generated, the synthesis method for the requirements model is demonstrated, and the coupled system and deadlock-free control pattern is presented for the manufacturing system. In Section III, a realistic example problem is presented as well as a discussion of the strengths and weaknesses of this approach. Finally, in Section IV, some conclusions are drawn. II. MODELING THE MANUFACTURING CELL AND PROCESSING REQUIREMENTS A. Manufacturing Cell Model The flexible manufacturing cell (FMC) in question will be modeled as a finite automaton which will represent the uncontrolled process. For illustrative purposes, we will consider the cell configuration used by Ezpeleta et al. [18], shown in Fig. 1. The cell has two machines, M1 and M2, and a robot which loads and unloads the machines as well as the cell itself through buffers I1 and O1. The transition graph for this cell is depicted in Fig. 2. The states of the FMC are represented by three letter words, which are the status of components M1, M2, and R1. For example, ibi is the state where M2 is busy and M1 and R1 are idle. The arrows are labeled by event names, which describe part movements from one component of the cell to another, changing the state of the system. For example, when the cell is in state iib, where there is a part on the robot, the part can be either loaded on M1 or M2, or unloaded from the cell. These events are described by R1M1, R1M2, and R1O1, respectively. Notice that in
3 426 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST 2000 Fig. 2. Transition graph for cell in Fig. 2. Fig. 3. Transition graphs for part types A and B. state bbi, even though the robot is idle, it cannot load a new part to the cell. Since there are only two machines in the cell, and no in-process buffer, the robot has no location in which to place a new part. Therefore, in our plant model design, the maximum number of parts in a cell is restricted to the number of available processors (machines). Formally, the uncontrolled system is modeled by a finite automaton G =(6;Q;;q o ;Q m ) where 6 is the finite alphabet of event labels, which describe the movement of parts among the resources of the system. 6 is the union of two disjoint sets 6 u and 6 c, the set of uncontrollable and controllable events. For our example, 6 =fi1r1, R1M1, M1R1, R1M2, M2R1, R1O1g and 6 c =6, since these events describe the movement of the robot, which can be controlled by a supervisor that enables or disables the initiation of the event by the robot. Q is the set of states q, Q = fiii, iib, bii, ibi, bib, ibb, bbig. It is important that each q describes the state of the entire cell. : 62 Q! Q is the transition function. q o and Q m are the initial and the marked (final) states of the system. For our example, q o = Q m = iii. This final state is reached when there are no parts remaining in the FMC. B. Modeling the Process Plans The process plans are modeled as finite automata. The model of each process plan explicitly depicts the possible routes a part may take for complete processing. This facilitates modeling parts with alternate sequencing, parts that may visit a machine more than once, and alternate machining possibilities within the cell. Fig. 3 depicts the process plans for two part types: A and B. Part A is a part that has alternate sequencing. It has to visit M1 and then M2 for completion but can do this in any order. Part B is a part that needs to visit M1 and M2. Therefore, there is no flexibility associated with part B. The finite automaton model for each process plan will be used in synthesizing the requirements model for the cell. Fig. 4 depicts the models of part type A and B. For each part type model, there is a state associated with each resource the part may visit. There are also two additional nodes denoted by subscripts i and f which are the initial and final states of the automaton. The subscript i indicates that the part is in the input buffer; the subscript f indicates that the part has gone to the Fig. 4. Finite automata for part types A and B. output buffer. Let A and B be the state sets for part A and B, respectively. The arcs that connect these states are the possible part movements in the cell that transfer the parts in process from one resource to another. Formally, for each part type manufactured in the cell, we have a finite automaton model; e.g., part type A, A =(6; A; A;ai; af ), and part type B, B =(6; B; B ;b i ;b f ). The language generated by the finite automaton model of a part type, for example part A, is described as L(A) =f!j!6 3 ;(!; a 0 )Ag, where! is a string and 6 3 is the set of all strings over the alphabet 6. Among the strings in this language, those that take the initial state to a final state, namely (!; a 0 )=a f, are the sequences of events which complete the processing of the part. C. Requirement Model Synthesis The supervisor will restrict events in the cell so that the remaining processing requirements of the parts in the system can be completed. These processing requirements are determined from the individual process plans of the parts. The supervisor is dynamic and changes as parts are scheduled to be loaded into the cell. When the scheduler informs the supervisor that a part is available to enter the cell S, the requirement model is synthesized by shuffling (denoted by symbol k ) [14] the finite automata models for the parts already in the cell and the part queued in the input buffer for processing. Shuffling is done to obtain all the possible sequences for finishing the remaining processing requirements of the parts currently in the cell and the part queued in the input buffer. In order to keep track of which part is moved, we will modify event names to include the part identifier also. We have used part names identical with the part types for illustrative purposes. These names should be assigned so that it can uniquely identify a part in the cell. For example, M1R1, A corresponds to part A being moved from M1 to R1. Consider a point in time when part A is still being processed in machine 1 and part B is released to the cell (placed in the input buffer) for processing. The current states of finite automata models for parts A and B are a 2 and b i, respectively. We generate S=AkB as shown in Fig. 5. Formally, the supervisor
4 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST TABLE I SUPERVISORY CONTROL PATTERN, 9 Fig. 5. Transition graph of the shuffle of parts A and B from initial state a b. Fig. 7. A robotized cell [3]. TABLE II DISTRIBUTION OF TIMES TO COMPUTE A NEW SUPERVISOR Fig. 6. Transition Graph of the Coupled Model. S consists of a finite automaton S and an output function 9. S =(S; 9), where S=(6; X; ;x o ; X m ) and :62!(0: disable,1: enable) such that (; x) =0 or 1 if 6 c and 1 if 6 u. Note that in Fig. 5, the initial state of S is x o = a 2b i. This is the combined current states of the individual parts in the cell and parts scheduled to enter the cell. The control pattern of the supervisor only takes into consideration the remaining processes when deciding on a sequence of events. The final state of S; X m = a f b f, is the combined final states of the parts. D. The Coupled System The coupled supervised discrete event process is defined as S=G =(6;Q2 X; 2 ; x o 2 q c ; X m 2 Q m ) where q c is the current state of the plant model. The transition graph for S=G is shown in Fig. 6. From the transition graph, we can determine L m (S=G) = [(M1R1; A R1M2; A M2R1; AR1O1; A I1R1; B R1M1; B M1R1; B R1M2; B M2R1; B; R1O1; B); (M1R1; A R1M2; A I1R1; B R1M1; B M2R1; A R1O1; A M1R1; B R1M2; B M2R1; B R1O1; B)]: The language L m (S=G), the marked sequences of events of the closed loop system, takes the coupled system from an initial state to the combined final state where all parts in the system are processed and unloaded. Therefore, all the strings in L m (S=G) are deadlock-free execution sequences. Note that the number of available execution sequences depends on the degree of flexibility in the cell. A supervisory control pattern that restricts the cell to executing sequences only in L m(s=g) guarantees deadlock-free control and full processing of all the parts in the cell. The control pattern 9 for the
5 428 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST 2000 TABLE III EXAMPLE STATE SPACE AND CPU TIME (400-MHz PENTIUM II PROCESSOR, 128-MB RAM) supervisor synthesized above is shown in Table I.We can make some observations concerning Table I. At the time, the new part is queued for production, it can enter the cell since the robot is idle (a 2 bi; bii). However, the loading event I1R1 is disabled by the control pattern in state a 2 bi. If this event is allowed to happen, the cell would be deadlocked as can be seen in Fig. 6. The deadlock situation arises because part B is on the robot and it can only go to M1. However, M1 is occupied by part A and part A needs the robot to move it from M1 to M2. When the supervisor is in state a 6 bi, I1R1 is enabled along with M2R1. At this point, either of these events can take place depending on which event happens first in the cell. This is the reason why there are two separate sequences for Lm(S=G). Also, in state a 6 b 2, M1R1 is disabled to prevent another deadlock situation. From a control point of view, it is important to show that Lm(S=G) exists. Existence of a deadlock-free control pattern guarantees that, from a pool of legal parts, at least one processing schedule can be carried out without running into deadlock. We define a legal part as a part that can be completely processed in the manufacturing cell and unloaded if it is the only part in the cell. Therefore, for a pool of parts to be processed, processing only one part at a time will guarantee at least one deadlock-free sequence of events where all parts will eventually be processed and unloaded. It is clear from Fig. 6 that, when more than one deadlock sequence exists, there is an opportunity to choose from among the alternative sequences. Since the finite automaton is represented by a directed graph with unique initial and final nodes, it seems natural to apply network flow techniques to the optimal selection of the sequence. For a discussion of this point with respect to the framework of Ramadge and Wonham (RW), see [19]. III. IMPLEMENTATION A. Illustrated Example An FMC example introduced in [3] is reproduced in Fig. 7. There are six machines and two robots, which are used to transfer parts among machines. In [3], deadlock avoidance policies were evaluated for the cell and for jobs consisting of parts having single process plans. In this paper we define parts that incorporate alternative process plans as follows: W 1=[M1; (r1; r2); M2; r2; M3; M4; r2]; [M1; (r1; r2); M2; r2; M4; M3; r2] W 2 = [(M2; M5); r2; M6; r1] W 3 = [M3; M4; r2; (M1; M3); r2]: Operations within brackets indicate that the required operations can be performed by either of the process plans indicated. Operations within parenthesis indicate that the operation can be performed by either resource. In the example cell, it is assumed that an automatic transfer mechanism exists between M3 and M4 and that the first machine in each process plan is loaded from the outside [3]. Therefore, the shuffling of a new part into the requirements model di-graph is done when the part is loaded on a machine for the first operation of its process plan. The cell of Fig. 7 was simulated using service times generated from a gamma distribution (see [3, p. 359, Table I]). As in [3], jobs were allowed to arrive in the order 1, 2, 3, 1, 2, A total of 600 jobs were processed. After a transient period of 20 jobs, the performance of the algorithm that generates the new supervisory control pattern when a new part comes into the system was evaluated in steady state. In general, the state space of a model developed in the RW framework is known to increase exponentially as problem size increases. In the context of a manufacturing cell, the size of the problem is bounded by the size of the cell, the number of alternative process plans of the parts, and the remaining operations on the parts at the time a new supervisor is computed. The state space of the coupled system was based on up to six parts in various stages of processing on the six machines in the cell. We have found that, instead of shuffling all the part process plan operations that remain on each part, it is more efficient to use the already existing coupled system model. In effect, the existing coupled system model of the parts in the cell is shuffled with the new part entering the cell. Thus, the illegal transitions of the previously coupled parts have already been eliminated, yielding a smaller state space in the shuffling process. Shuffling is followed by coupling, which consists of a depth-first search of the di-graph [20] in order to eliminate paths that do not connect the initial state and final state. For a complete documentation of the source code, see [21]. The algorithm was run on a 400-MHz Pentium II with 128-MB RAM. Table II shows the distribution of CPU times of the algorithm for calculating a new supervisor. In general, over 99% of the executions were under 12 s. Given the fact that processing times for machining mechanical parts is typically in the order of tens of minutes, a supervisory controller response time in seconds would not seriously restrict the performance of the cell. However, the computational time grows as problem state space increases. Table III illustrates this point by showing examples of computation times from a range of state spaces encountered in the simulations. B. Strengths and Weaknesses of the Model The proposed model has the advantage of being able to be implemented on a controller such that evaluation of alternative possible routings of parts can be performed dynamically during production. The advantage of this approach becomes evident in the event of machine breakdowns, during which the controller will be able to reroute parts through other (available) machines. In addition, this approach yields a maximally permissive controller. The combination of these two factors should improve the overall cell performance. The models developed under this approach do suffer from computational complexity; i.e., the state space will grow exponentially with problem size. This limits the application of this methodology to relatively small manufacturing systems when compared to policies based on rules that can be evaluated in polynomial time [3], [11]. In addition, we have limited our application to cells with direct address material handling systems where buffers are not included. Modeling buffers requires that buffer visitations are specified in
6 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 16, NO. 4, AUGUST the process plans. Since availability of buffers will increase the system capacity, this will add to the computational complexity. In our example each machine has capacity of one part. Some manufacturing system designs employ machines that have capacities of more than one part; see for example [11]. IV. CONCLUSION In this paper, we have addressed the issue of real-time deadlock avoidance in flexible manufacturing cells. We have incorporated the flexibility associated with the alternative part process plans into the supervisory controller such that decisions regarding the routing of parts can be made dynamically. Other advantages of the described control policy for deadlock avoidance are that it accommodates alternative machining and alternative sequencing, is maximally permissive, and results in finite automata models are very easy to maintain. The proposed controller is appropriate for small manufacturing systems, such as the one illustrated in this paper. REFERENCES [1] M. D. Byrne and P. Chutima, Real time operational control of an FMS with full routing flexibility, Int. J. Prod. Econ., vol. 51, pp , [2] Z. A. Banaszak and B. H. Krogh, Deadlock avoidance in flexible manufacturing systems with concurrently competing process flows, IEEE Trans. Robot. Automat., vol. 6, pp , [3] M. P. Fanti, B. Maione, S. Mascolo, and B. Turchiano, Event-based feedback control for deadlock avoidance in flexible production systems, IEEE Trans. Robot. Automat., vol. 13, pp , [4] N. Viswanadham, Y. Narahari, and T. L. Johnson, Deadlock prevention and deadlock avoidance in flexible manufacturing systems using Petri net models, IEEE Trans. Robot. Automat., vol. 6, pp , [5] R. A. Wysk, N. S. Yang, and S. Joshi, Detection of deadlocks in flexible manufacturing cells, IEEE Trans. Robot. Automat., vol. 7, pp , [6] F. Chu and X. Xie, Deadlock analysis of Petri nets using siphons and mathematical programming, IEEE Trans. Robot. Automat., vol. 13, pp , [7] K. Y. H. Xing, B. H. Hu, and H. X. Chen, Deadlock avoidance policy for Petri-net modeling of flexible manufacturing systems with shared resources, IEEE Trans. Automat. Contr., vol. 41, pp , [8] F. S. Hsieh and S. C. Chang, Dispatching-driven deadlock avoidance controller synthesis for flexible manufacturing systems, IEEE Trans. Robot. Automat., vol. 10, pp , [9] R. Sreenivas, On the existence of supervisory policies that enforce liveness in discrete-event dynamic systems modeled by controlled Petri nets, IEEE Trans. Automat. Contr., vol. 42, pp , [10] J. M. Proth, L. Wang, and X. Xie, A class of Petri nets for manufacturing system integration, IEEE Trans. Robot. Automat., vol. 13, pp , [11] S. A. Reveliotis, M. A. Lawley, and P. M. Ferreira, Polynomial-complexity deadlock avoidance policies for sequential resource allocation systems, IEEE Trans. Automat. Contr., vol. 42, pp , [12] M. A. Lawley, S. A. Reveliotis, and P. M. Ferreira, A correct and scaleable deadlock avoidance policy for flexible manufacturing systems, IEEE Trans. Robot. Automat., vol. 14, pp , [13] J. Ezpeleta and J. M. Colom, Automatic synthesis of colored Petri nets for the control of FMS, IEEE Trans. Robot. Automat., vol. 13, pp , [14] P. L. Ramadge and W. M. Wonham, Supervisory control of a class of discrete event processes, SIAM J. Control Optim., vol. 25, pp , [15] B. A. Brandin, The real-time supervisory control of an experimental manufacturing cell, IEEE Trans. Robot. Automat., vol. 12, pp. 1 14, [16] M. P. Fanti, B. Maione, and B. Turchiano, Event control for deadlock avoidance in assembly systems, in 1997 IEEE Int. Conf. on Systems, Man and Cybernetics, Orlando, FL, Oct. 1997, pp [17], Deadlock avoidance in cellular manufacturing systems, in 1998 IEEE Int. Conf. on Systems, Man and Cybernetics, San Diego, CA, Oct. 1998, pp [18] J. Ezpeleta, J. M. Colom, and J. Martinez, Petri net based deadlock prevention policy for flexible manufacturing systems, IEEE Trans. Robot. Automat., vol. 11, pp , [19] R. Kumar and V. K. Garg, Optimal supervisory control of discrete event dynamical systems, SIAM J. Control Optim., vol. 33, pp , [20] R. E. Tarjan, Depth first search and linear graph algorithm, SIAM J. Comput., vol. 1, pp , [21] T. O. Boucher, D. Tai, and A. Yalcin, Algorithms for Implementing Deadlock Avoidance using Finite Automata, Ind. Eng. Dept., Rutgers Univ., Piscataway, NJ, Working Paper # , Optimal Rate Allocation in Unreliable, Assembly/Disassembly Production Networks with Blocking Vassilis S. Kouikoglou Abstract We consider finite-buffered production networks, in which each machine is capable of performing a single assembly and/or disassembly operation and it is subject of operation-dependent failures. We address the problem of allocating processing and repair rates to each machine so as to maximize the throughput of the system. This problem is shown to be equivalent to a convex minimization problem. The optimal allocation is found using a steepest-descent algorithm that employs discrete-event simulation for performance evaluation and gradient estimation. Index Terms Assembly systems, discrete event simulation, optimization methods, production systems, resource management. I. INTRODUCTION There is a large class of manufacturing systems that can be modeled as assembly/disassembly (AD) or fork/join networks of unreliable machines with intermediate buffers of finite capacity. Manufacturing flow lines and assembly lines are special cases of AD systems. Although assembly seems to be more important in manufacturing, the inclusion of disassembly is necessary for modeling several realistic situations (see, e.g., [1] [4] and references therein). Recycling, waste handling, cloth cutting, and sheet metal cutting are examples of disassembly operations. Assembly and disassembly operations can be used to model transfer mechanisms in which parts need to be attached to pallets to undergo a set of operations and, upon completion of these operations, the parts are unloaded and the pallets are released. Also, in kanban-controlled manufacturing systems, the attachment (detachment) of a production card to (from) a part corresponds to an assembly (disassembly) operation. Problems associated with the design of AD production systems have received considerable attention during the last decade. Typical design Manuscript received December 11, 1998; revised October 25, Paper approved by Associate Editor D. Wu and Editor P. Luh upon evaluation of the reviewers comments. This paper was presented in part at the IEEE 1999 International Conference on Robotics and Automation, Detroit, MI, May The author is with the Department of Production Engineering and Management, Technical University of Crete, University Campus, GR Chania, Greece. Publisher Item Identifier S X(00) X/00$ IEEE
Deadlock Avoidance For Flexible Manufacturing Systems With Choices Based On Digraph Circuit Analysis
Deadlock Avoidance For Flexible Manufacturing Systems With Choices Based On Digraph Circuit Analysis Wenle Zhang and Robert P. Judd School of Electrical Engineering and Computer Science Ohio University
More informationDEADLOCK AVOIDANCE FOR FLEXIBLE MANUFACTURING SYSTEMS WITH CHOICES BASED ON DIGRAPH CIRCUIT ANALYSIS
Asian Journal of Control, Vol. 9, No. 2, pp. 111-120, June 2007 111 DEADLOCK AVOIDANCE FOR FLEXIBLE MANUFACTURING SYSTEMS WITH CHOICES BASED ON DIGRAPH CIRCUIT ANALYSIS Wenle Zhang and Robert P. Judd ABSTRACT
More informationWenle ZHANG and Ziqiang John MAO
INTERNATIONAL JOURNAL OF INTELLIGENT CONTROL AND SYSTEMS VOL. 10, NO. 3, SEPTEMBER 2005, 210-217 Synthesis of an Event Based Supervisor for Deadlock Avoidance in Semiconductor Manufacturing Systems Wenle
More informationSynthesis of An Event Based Supervisor For Deadlock Avoidance In Semiconductor Manufacturing Systems
Synthesis of An Event Based Supervisor For Deadlock Avoidance In Semiconductor Manufacturing Systems Wenle Zhang School of Electrical Engineering and Computer Science Ohio University Athens, Ohio 45701
More informationSystemic Solutions to Deadlock in FMS
Systemic Solutions to Deadlock in FMS Xu gang, Wu zhi Ming Abstract In order to solve deadlock in FMS, an integrated design method for FMS is presented. This method is based on deadlock free scheduling,
More informationDISCRETE-event dynamic systems (DEDS) are dynamic
IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, VOL. 7, NO. 2, MARCH 1999 175 The Supervised Control of Discrete-Event Dynamic Systems François Charbonnier, Hassane Alla, and René David Abstract The supervisory
More informationMaterial Handling Tools for a Discrete Manufacturing System: A Comparison of Optimization and Simulation
Material Handling Tools for a Discrete Manufacturing System: A Comparison of Optimization and Simulation Frank Werner Fakultät für Mathematik OvGU Magdeburg, Germany (Joint work with Yanting Ni, Chengdu
More informationSOLVING DEADLOCK STATES IN MODEL OF RAILWAY STATION OPERATION USING COLOURED PETRI NETS
SOLVING DEADLOCK STATES IN MODEL OF RAILWAY STATION OPERATION USING COLOURED PETRI NETS Michal Žarnay University of Žilina, Faculty of Management Science and Informatics, Address: Univerzitná 8215/1, Žilina,
More informationDesign of a Live and Maximally Permissive Petri Net Controller Using the Theory of Regions
IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 19, NO. 1, FEBRUARY 2003 137 [5] H. Cho and S. I. Marcus, Supremal and maximal sublanguages arising in supervisor synthesis problems with partial observations,
More informationPetri Nets ~------~ R-ES-O---N-A-N-C-E-I--se-p-te-m--be-r Applications.
Petri Nets 2. Applications Y Narahari Y Narahari is currently an Associate Professor of Computer Science and Automation at the Indian Institute of Science, Bangalore. His research interests are broadly
More informationAnalysis of Single Flow Line Multi Stage Multi-Product Pull Control Systems
Journal of Scientific & Industrial Research Vol. 76, May 2017, pp. 289-293 Analysis of Single Flow Line Multi Stage Multi-Product Pull Control Systems G G Sastry 1 * and R Garg 2 1,2 Department of Mechanical
More informationASHORT product design cycle is critical for manufacturers
394 IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 5, NO. 3, JULY 2008 An Optimization-Based Approach for Design Project Scheduling Ming Ni, Peter B. Luh, Fellow, IEEE, and Bryan Moser Abstract
More informationMinimal Communication in a Distributed Discrete-Event System
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 48, NO. 6, JUNE 2003 957 Minimal Communication in a Distributed Discrete-Event System Karen Rudie, Senior Member, IEEE, Stéphane Lafortune, Fellow, IEEE, and
More informationSurrogate Gradient Algorithm for Lagrangian Relaxation 1,2
Surrogate Gradient Algorithm for Lagrangian Relaxation 1,2 X. Zhao 3, P. B. Luh 4, and J. Wang 5 Communicated by W.B. Gong and D. D. Yao 1 This paper is dedicated to Professor Yu-Chi Ho for his 65th birthday.
More informationRuntime Monitoring of Multi-Agent Manufacturing Systems for Deadlock Detection Based on Models
2009 21st IEEE International Conference on Tools with Artificial Intelligence Runtime Monitoring of Multi-Agent Manufacturing Systems for Deadlock Detection Based on Models Nariman Mani, Vahid Garousi,
More informationSIMULATION STUDY OF FLEXIBLE MANUFACTURING CELL BASED ON TOKEN-ORIENTED PETRI NET MODEL
ISSN 1726-4529 Int j simul model 15 (2016) 3, 566-576 Original scientific paper SIMULATION STUDY OF FLEXIBLE MANUFACTURING CELL BASED ON TOKEN-ORIENTED PETRI NET MODEL Nie, X. D. *,** ; Chen, X. D. **
More informationA Fast Method for Extracting all Minimal Siphons from Maximal Unmarked Siphons of a Petri Net
582 JOURNAL OF SOFTWARE, VOL. 9, NO. 3, MARCH 2014 A Fast Method for Extracting all Minimal Siphons from Maximal Unmarked Siphons of a Petri Net Qiaoli Zhuang School of Information Science and Technology,
More informationThe Pennsylvania State University. The Graduate School SEARCH-BASED MAXIMALLY PERMISSIVE DEADLOCK AVOIDANCE IN FLEXIBLE MANUFACTURING CELLS
The Pennsylvania State University The Graduate School Department of Industrial and Manufacturing Engineering SEARCH-BASED MAXIMALLY PERMISSIVE DEADLOCK AVOIDANCE IN FLEXIBLE MANUFACTURING CELLS A Thesis
More informationDeadlock Avoidance Algorithm for Flexible Manufacturing Systems By Calculating Effective Free Space of Circuits
2005 American Control Conference June 8-10, 2005. Portland, OR, USA FrA17.2 Deadlock Avoidance Algorithm for Flexible Manufacturing Systems By Calculating Effective Free Space of Circuits 'Wenle Zhang
More informationSeamless design methodology of manufacturing cell-control software based on activity-control-condition and object diagram
Seamless design methodology of manufacturing cell-control software based on activity-control-condition and object diagram TOYOAKI TOMURA, SATOSHI KANAI and TAKESHI KISHINAMI Abstract. A manufacturing cell
More informationOptimization of a Multiproduct CONWIP-based Manufacturing System using Artificial Bee Colony Approach
Optimization of a Multiproduct CONWIP-based Manufacturing System using Artificial Bee Colony Approach Saeede Ajorlou, Member, IAENG, Issac Shams, Member, IAENG, and Mirbahador G. Aryanezhad Abstract In
More informationResearch Article Modeling and Simulation Based on the Hybrid System of Leasing Equipment Optimal Allocation
Discrete Dynamics in Nature and Society Volume 215, Article ID 459381, 5 pages http://dxdoiorg/11155/215/459381 Research Article Modeling and Simulation Based on the Hybrid System of Leasing Equipment
More informationFeedback Control Logic for Forbidden-State Problems of Marked Graphs: Application to a Real Manufacturing System
18 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL 48, NO 1, JANUARY 2003 Feedback Control Logic for Forbidden-State Problems of Marked Graphs: Application to a Real Manufacturing System Asma Ghaffari, Nidhal
More informationModified Banker s algorithm for scheduling in multi-agv systems
2011 IEEE International Conference on Automation Science and Engineering Trieste, Italy - August 24-27, 2011 ThC3.1 Modified Banker s algorithm for scheduling in multi-agv systems Luka Kalinovcic, Tamara
More informationA Literature Review of Deadlock Prevention Policy Based on Petri Nets for
A Literature Review of Deadlock Prevention Policy Based on Petri Nets for Automated Manufacturing Systems 1 Xuanxuan Guan, 2 Yue Li, 3 Jianxia Xu, 4 Chengying Wang, 5,6 Shouguang Wang 1,2,3,4 School of
More informationComposability Test of BOM based models using Petri Nets
I. Mahmood, R. Ayani, V. Vlassov and F. Moradi 7 Composability Test of BOM based models using Petri Nets Imran Mahmood 1, Rassul Ayani 1, Vladimir Vlassov 1, and Farshad Moradi 2 1 Royal Institute of Technology
More informationMANUFACTURING agility has emerged as an important
796 IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, VOL. 14, NO. 5, OCTOBER 1998 A Correct and Scalable Deadlock Avoidance Policy for Flexible Manufacturing Systems Mark A. Lawley, Spyros A. Reveliotis,
More informationVirtual Plant for Control Program Verification
2011 International Conference on Circuits, System and Simulation IPCSIT vol.7 (2011) (2011) IACSIT Press, Singapore Virtual Plant for Control Program Verification Sangchul Park 1 + and June S. Jang 2 1
More informationSynthesis of Supervisory Control of Discrete Event System for Static VAR Compansator
Synthesis of Supervisory Control of Discrete Event System for Static VAR Compansator Tarun Jain Department of Electrical Engineering Indian Institute of Technology, BHU Varanasi, India tarun.jain.eee10@itbhu.ac.in
More informationLRm Laboratory for Responsible Manufacturing
LRm Laboratory for Responsible Manufacturing Bibliographic Information Udomsawat, G., Gupta S. M. and Kamarthi, S. V., "A Multi-Kanban Model for Disassembly", Proceedings of the 2003 Northeast Decision
More informationHYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM. Janetta Culita, Simona Caramihai, Calin Munteanu
HYBRID PETRI NET MODEL BASED DECISION SUPPORT SYSTEM Janetta Culita, Simona Caramihai, Calin Munteanu Politehnica University of Bucharest Dept. of Automatic Control and Computer Science E-mail: jculita@yahoo.com,
More informationSupervisory Control Synthesis the Focus in Model-Based Systems Engineering
Supervisory Control Synthesis the Focus in Model-Based Systems Engineering Jos Baeten and Asia van de Mortel-Fronczak Systems Engineering Group Department of Mechanical Engineering November 23, 2011 What
More informationOPTIMIZING PRODUCTION WORK FLOW USING OPEMCSS. John R. Clymer
Proceedings of the 2000 Winter Simulation Conference J. A. Joines, R. R. Barton, K. Kang, and P. A. Fishwick, eds. OPTIMIZING PRODUCTION WORK FLOW USING OPEMCSS John R. Clymer Applied Research Center for
More informationA Randomized Algorithm for Minimizing User Disturbance Due to Changes in Cellular Technology
A Randomized Algorithm for Minimizing User Disturbance Due to Changes in Cellular Technology Carlos A. S. OLIVEIRA CAO Lab, Dept. of ISE, University of Florida Gainesville, FL 32611, USA David PAOLINI
More informationCellular Learning Automata-Based Color Image Segmentation using Adaptive Chains
Cellular Learning Automata-Based Color Image Segmentation using Adaptive Chains Ahmad Ali Abin, Mehran Fotouhi, Shohreh Kasaei, Senior Member, IEEE Sharif University of Technology, Tehran, Iran abin@ce.sharif.edu,
More informationComputer-aided design and simulation of strip layout for progressive die planning using Petri nets
Special Issue Article Computer-aided design and simulation of strip layout for progressive die planning using Petri nets Advances in Mechanical Engineering 2016, Vol. 8(4) 1 9 Ó The Author(s) 2016 DOI:
More informationDelay-minimal Transmission for Energy Constrained Wireless Communications
Delay-minimal Transmission for Energy Constrained Wireless Communications Jing Yang Sennur Ulukus Department of Electrical and Computer Engineering University of Maryland, College Park, M0742 yangjing@umd.edu
More informationComparative Study of blocking mechanisms for Packet Switched Omega Networks
Proceedings of the 6th WSEAS Int. Conf. on Electronics, Hardware, Wireless and Optical Communications, Corfu Island, Greece, February 16-19, 2007 18 Comparative Study of blocking mechanisms for Packet
More informationPRODUCTION SYSTEMS ENGINEERING:
PRODUCTION SYSTEMS ENGINEERING: Optimality through Improvability Semyon M. Meerkov EECS Department University of Michigan Ann Arbor, MI 48109-2122, USA YEQT-IV (Young European Queueing Theorists Workshop)
More informationAbstract. A Simde Exam& of Deadlock and Deadlock
Performance Analysis of Aut~mated Manufacturing Systems with Blocking and Deadlock N. Viswanadham T.L. Johnson Y. Narahari Department of Computer Control Systems Laboratory Department of Computer Science
More informationImplementation of JIT Technique in a Mixed Model Assembly Line: A Case Study
Volume-6, Issue-2, March-April 2016 International Journal of Engineering and Management Research Page Number: 485-489 Implementation of JIT Technique in a Mixed Model Assembly Line: A Case Study Himanshu
More informationRobust Deadlock Avoidance for Sequential Resource Allocation Systems with Resource Outages
Robust Deadlock Avoidance for Sequential Resource Allocation Systems with Resource Outages Spyros Reveliotis and Zhennan Fei Abstract While the supervisory control (SC) problem of (maximally permissive)
More informationBUFFER STOCKS IN KANBAN CONTROLLED (TRADITIONAL) UNSATURATED MULTI-STAGE PRODUCTION SYSTEM
VOL. 3, NO., FEBRUARY 008 ISSN 89-6608 006-008 Asian Research Publishing Network (ARPN). All rights reserved. BUFFER STOCKS IN KANBAN CONTROLLED (TRADITIONAL) UNSATURATED MULTI-STAGE PRODUCTION SYSTEM
More informationA PETRI-NET-BASED COLLISION AND DEADLOCK AVOIDANCE SCHEME FOR FMS. Abstract. 1. Introduction
A PETRI-NET-BASED COLLISION AND DEADLOCK AVOIDANCE SCHEME FOR FMS Jie Wu Department of Computer Science and Engineering Florida Atlantic University Boca Raton, FL 33431 Hanqi Zhuang Department of Electrical
More informationREAL-TIME ANALYSIS OF A MULTI-CLIENT MULTI-SERVER ARCHITECTURE FOR NETWORKED CONTROL SYSTEMS
REAL-TIME ANALYSIS OF A MULTI-CLIENT MULTI-SERVER ARCHITECTURE FOR NETWORKED CONTROL SYSTEMS Abhish K. and Rakesh V. S. Department of Electronics and Communication Engineering, Vidya Academy of Science
More informationAPETRI net (PN) (cf. [1] [3]) is said to be live if it is possible
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL 57, NO 2, FEBRUARY 2012 435 On the Existence of Supervisory Policies That Enforce Liveness in Partially Controlled Free-Choice Petri Nets R S Sreenivas, Senior
More informationComparative Analysis of GKCS and EKCS
International Journal of Scientific Computing, Vol.5, No.1, January-June 2011, pp. 1-7; ISSN: 0973-578X Serial Publications Comparative Analysis of GKCS and EKCS N. Selvaraj Department of Mechanical Engineering,
More informationFILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS. Waqas Akram, Cirrus Logic Inc., Austin, Texas
FILTER SYNTHESIS USING FINE-GRAIN DATA-FLOW GRAPHS Waqas Akram, Cirrus Logic Inc., Austin, Texas Abstract: This project is concerned with finding ways to synthesize hardware-efficient digital filters given
More informationGenetic Algorithm for Job Shop Scheduling
Genetic Algorithm for Job Shop Scheduling Mr.P.P.Bhosale Department Of Computer Science and Engineering, SVERI s College Of Engineering Pandharpur, Solapur University Solapur Mr.Y.R.Kalshetty Department
More informationEfficient FM Algorithm for VLSI Circuit Partitioning
Efficient FM Algorithm for VLSI Circuit Partitioning M.RAJESH #1, R.MANIKANDAN #2 #1 School Of Comuting, Sastra University, Thanjavur-613401. #2 Senior Assistant Professer, School Of Comuting, Sastra University,
More information1344 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 42, NO. 10, OCTOBER 1997
1344 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 42, NO. 10, OCTOBER 1997 Polynomial-Complexity Deadlock Avoidance Policies for Sequential Resource Allocation Systems Spiridon A. Reveliotis, Member, IEEE,
More informationEfficient Synthesis of Production Schedules by Optimization of Timed Automata
Efficient Synthesis of Production Schedules by Optimization of Timed Automata Inga Krause Institute of Automatic Control Engineering Technische Universität München inga.krause@mytum.de Joint Advanced Student
More informationA Study of the Performance Tradeoffs of a Tape Archive
A Study of the Performance Tradeoffs of a Tape Archive Jason Xie (jasonxie@cs.wisc.edu) Naveen Prakash (naveen@cs.wisc.edu) Vishal Kathuria (vishal@cs.wisc.edu) Computer Sciences Department University
More informationAbout the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Compiler Design
i About the Tutorial A compiler translates the codes written in one language to some other language without changing the meaning of the program. It is also expected that a compiler should make the target
More informationA priority based dynamic bandwidth scheduling in SDN networks 1
Acta Technica 62 No. 2A/2017, 445 454 c 2017 Institute of Thermomechanics CAS, v.v.i. A priority based dynamic bandwidth scheduling in SDN networks 1 Zun Wang 2 Abstract. In order to solve the problems
More informationMODERN automated manufacturing systems require. An Extended Event Graph With Negative Places and Tokens for Time Window Constraints
IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 2, NO. 4, OCTOBER 2005 319 An Extended Event Graph With Negative Places and Tokens for Time Window Constraints Tae-Eog Lee and Seong-Ho Park
More informationModelling traffic congestion using queuing networks
Sādhanā Vol. 35, Part 4, August 2010, pp. 427 431. Indian Academy of Sciences Modelling traffic congestion using queuing networks TUSHAR RAHEJA Mechanical Engineering Department, Indian Institute of Technology
More informationPetri Net Models of Pull Control Systems for Assembly Manufacturing Systems
Petri Net Models of Pull Control Systems for Assembly Manufacturing Systems C. Chaouiya *, Y. Dallery ** Abstract: Pull control systems are a good way to control material flow in manufacturing systems.
More informationA Systematic Approach to Network Coding Problems using Conflict Graphs
A Systematic Approach to Network Coding Problems using Conflict Graphs Jay Kumar Sundararajan Laboratory for Information and Decision Systems Massachusetts Institute of Technology Cambridge, MA 02139,
More informationAutomatic synthesis of switching controllers for linear hybrid systems: Reachability control
Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Massimo Benerecetti and Marco Faella Università di Napoli Federico II, Italy Abstract. We consider the problem
More informationPlanning transport sequences for flexible manufacturing systems
Planning transport sequences for flexible manufacturing systems Patrik Magnusson Nina Sundström Kristofer Bengtsson Bengt Lennartson Petter Falkman Martin Fabian Department of Signals and Systems, Chalmers
More informationDistributed Simulation of Large Computer Systems
Distributed Simulation of Large Computer Systems Moreno Marzolla Univ. di Venezia Ca Foscari Dept. of Computer Science and INFN Padova Email: marzolla@dsi.unive.it Web: www.dsi.unive.it/ marzolla Moreno
More informationAn Algorithm to Compute a Basis of Petri Net Invariants
An Algorithm to Compute a Basis of Petri Net Invariants S. Cayir and M. Ucer Electronics and Communication Department, Istanbul Technical University, Istanbul, Turkey cayirs@itu.edu.tr and murvet@ehb.itu.edu.tr
More informationPetri Nets. Robert A. McGuigan, Department of Mathematics, Westfield State
24 Petri Nets Author: College. Robert A. McGuigan, Department of Mathematics, Westfield State Prerequisites: The prerequisites for this chapter are graphs and digraphs. See Sections 9.1, 9.2, and 10.1
More informationA COMPUTER-AIDED SIMULATION ANALYSIS TOOL FOR SIMAN MODELS AUTOMATICALLY GENERATED FROM PETRI NETS
A COMPUTER-AIDED SIMULATION ANALYSIS TOOL FOR SIMAN MODELS AUTOMATICALLY GENERATED FROM PETRI NETS Albert Peñarroya, Francesc Casado and Jan Rosell Institute of Industrial and Control Engineering Technical
More informationTabu search and genetic algorithms: a comparative study between pure and hybrid agents in an A-teams approach
Tabu search and genetic algorithms: a comparative study between pure and hybrid agents in an A-teams approach Carlos A. S. Passos (CenPRA) carlos.passos@cenpra.gov.br Daniel M. Aquino (UNICAMP, PIBIC/CNPq)
More informationA Heuristic Approach to the Design of Kanban Systems
A Heuristic Approach to the Design of Kanban Systems Chuda Basnet Department of Management Systems University of Waikato, Hamilton Abstract Kanbans are often used to communicate replenishment requirements
More informationIMMD VII, University of Erlangen Nürnberg, Martensstr. 3, Erlangen, Germany.
A DESIGN METHODOLOGY FOR KANBAN-CONTROLLED PRODUCTION LINES USING QUEUEING NETWORKS AND GENETIC ALGORITHMS Markus Ettl and Markus Schwehm IMMD VII, University of Erlangen Nürnberg, Martensstr. 3, 91058
More informationOn Universal Cycles of Labeled Graphs
On Universal Cycles of Labeled Graphs Greg Brockman Harvard University Cambridge, MA 02138 United States brockman@hcs.harvard.edu Bill Kay University of South Carolina Columbia, SC 29208 United States
More informationSoft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study
Soft-Core Embedded Processor-Based Built-In Self- Test of FPGAs: A Case Study Bradley F. Dutton, Graduate Student Member, IEEE, and Charles E. Stroud, Fellow, IEEE Dept. of Electrical and Computer Engineering
More informationFeng Zhao, Member, IEEE, Xenofon Koutsoukos, Member, IEEE, Horst Haussecker, Member, IEEE, Jim Reich, Member, IEEE, and Patrick Cheung, Member, IEEE
IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS PART B: CYBERNETICS, VOL. 35, NO. 6, DECEMBER 2005 1225 Monitoring and Fault Diagnosis of Hybrid Systems Feng Zhao, Member, IEEE, Xenofon Koutsoukos,
More informationIs Power State Table Golden?
Is Power State Table Golden? Harsha Vardhan #1, Ankush Bagotra #2, Neha Bajaj #3 # Synopsys India Pvt. Ltd Bangalore, India 1 dhv@synopsys.com 2 ankushb@synopsys.com 3 nehab@synopsys.com Abstract: Independent
More informationFlexible Servers in Understaffed Tandem Lines
Flexible Servers in Understaffed Tandem Lines Abstract We study the dynamic assignment of cross-trained servers to stations in understaffed lines with finite buffers. Our objective is to maximize the production
More informationDecision Science Letters
Decision Science Letters 3 (2014) 103 108 Contents lists available at GrowingScience Decision Science Letters homepage: www.growingscience.com/dsl Performance evaluation of enterprise architecture using
More informationKeywords: Fast Fourier Transforms (FFT), Multipath Delay Commutator (MDC), Pipelined Architecture, Radix-2 k, VLSI.
ww.semargroup.org www.ijvdcs.org ISSN 2322-0929 Vol.02, Issue.05, August-2014, Pages:0294-0298 Radix-2 k Feed Forward FFT Architectures K.KIRAN KUMAR 1, M.MADHU BABU 2 1 PG Scholar, Dept of VLSI & ES,
More informationA Row-and-Column Generation Method to a Batch Machine Scheduling Problem
The Ninth International Symposium on Operations Research and Its Applications (ISORA 10) Chengdu-Jiuzhaigou, China, August 19 23, 2010 Copyright 2010 ORSC & APORC, pp. 301 308 A Row-and-Column Generation
More informationAssignment 7: TCP and Congestion Control Due the week of October 29/30, 2015
Assignment 7: TCP and Congestion Control Due the week of October 29/30, 2015 I d like to complete our exploration of TCP by taking a close look at the topic of congestion control in TCP. To prepare for
More informationDistributed Real-Time and Embedded Systems
Context Deadlock voidance for Goal: Formalization of Middleware Services Distributed Real-Time and Embedded Systems pplication H e n n y S i p m a S t a n f o r d U n i v e r s i t y C e s a r V e n k
More informationA DEVS LIBRARY FOR LAYERED QUEUING NETWORKS
A DEVS LIBRARY FOR LAYERED QUEUING NETWORKS Dorin B. Petriu and Gabriel Wainer Department of Systems and Computer Engineering Carleton University, 1125 Colonel By Drive Ottawa, Ontario K1S 5B6, Canada.
More informationOptimal Manufacturing Scheduling for Dependent Details Processing
PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY VOLUME 30 JULY 0 ISSN 1307- Optimal Manufacturing Scheduling for Dependent Details Processing Ivan C. Mustakerov, and Daniela I. Borissova
More informationEvaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks
Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic Blocks Charles Stroud, Ping Chen, Srinivasa Konala, Dept. of Electrical Engineering University of Kentucky and Miron Abramovici
More informationLEAN buffering is the smallest buffer capacity, which is
298 IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, VOL. 5, NO. 2, APRIL 2008 Lean Buffering in Serial Production Lines With Nonidentical Exponential Machines Shu-Yin Chiang, Alexer Hu, Semyon
More informationEfficient VLSI Huffman encoder implementation and its application in high rate serial data encoding
LETTER IEICE Electronics Express, Vol.14, No.21, 1 11 Efficient VLSI Huffman encoder implementation and its application in high rate serial data encoding Rongshan Wei a) and Xingang Zhang College of Physics
More informationDISTRIBUTED NETWORK RESOURCE ALLOCATION WITH INTEGER CONSTRAINTS. Yujiao Cheng, Houfeng Huang, Gang Wu, Qing Ling
DISTRIBUTED NETWORK RESOURCE ALLOCATION WITH INTEGER CONSTRAINTS Yuao Cheng, Houfeng Huang, Gang Wu, Qing Ling Department of Automation, University of Science and Technology of China, Hefei, China ABSTRACT
More informationAchieving Distributed Buffering in Multi-path Routing using Fair Allocation
Achieving Distributed Buffering in Multi-path Routing using Fair Allocation Ali Al-Dhaher, Tricha Anjali Department of Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois
More informationIJSER
International Journal of Scientific & Engineering Research, Volume 4, Issue 1, October-213 1399 EFFECT OF KANBANS IN THE PERFORMANCE OF, AND E G.G Sastry 1, Dr. Mukesh Saxena 2, Dr. Rajnish Garg 3 Abstract
More informationA Modified Inertial Method for Loop-free Decomposition of Acyclic Directed Graphs
MACRo 2015-5 th International Conference on Recent Achievements in Mechatronics, Automation, Computer Science and Robotics A Modified Inertial Method for Loop-free Decomposition of Acyclic Directed Graphs
More informationEfficient Dynamic Multilevel Priority Task Scheduling For Wireless Sensor Networks
Efficient Dynamic Multilevel Priority Task Scheduling For Wireless Sensor Networks Mrs.K.Indumathi 1, Mrs. M. Santhi 2 M.E II year, Department of CSE, Sri Subramanya College Of Engineering and Technology,
More informationAn Area-Efficient BIRA With 1-D Spare Segments
206 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 26, NO. 1, JANUARY 2018 An Area-Efficient BIRA With 1-D Spare Segments Donghyun Kim, Hayoung Lee, and Sungho Kang Abstract The
More information2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006
2386 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 52, NO. 6, JUNE 2006 The Encoding Complexity of Network Coding Michael Langberg, Member, IEEE, Alexander Sprintson, Member, IEEE, and Jehoshua Bruck,
More informationSEDA: An Architecture for Well-Conditioned, Scalable Internet Services
SEDA: An Architecture for Well-Conditioned, Scalable Internet Services Matt Welsh, David Culler, and Eric Brewer Computer Science Division University of California, Berkeley Operating Systems Principles
More informationDeadlock Avoidance Based on Graph Theory
, pp.353-362 http://dx.doi.org/10.14257/ijunesst.2016.9.2.34 Deadlock Avoidance Based on Graph Theory Biyuan Yao, Jianhua Yin * and Wei Wu College of Information Science and Technology, Hainan University
More informationThe Encoding Complexity of Network Coding
The Encoding Complexity of Network Coding Michael Langberg Alexander Sprintson Jehoshua Bruck California Institute of Technology Email mikel,spalex,bruck @caltech.edu Abstract In the multicast network
More informationPetri Nets ee249 Fall 2000
Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow
More informationIEC Compliant Control Code Generation from Discrete Event Models
Proceedings of the 13th Mediterranean Conference on Control and Automation Limassol, Cyprus, June 27-29, 2005 MoM04-3 IEC 61131-3 Compliant Control Code Generation from Discrete Event Models Gašper Mušič,
More informationDYNAMIC UPSTREAM POWER BACK-OFF FOR MIXTURES OF VECTORED AND NON-VECTORED VDSL Ming-Yang Chen, Georgios Ginis, and Mehdi Mohseni
2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) DYNAMIC UPSTREAM POWER BACK-OFF FOR MIXTURES OF VECTORED AND NON-VECTORED VDSL Ming-Yang Chen, Georgios Ginis, and
More informationEngineering applications using CAD based application programming interface
Engineering applications using CAD based application programming interface Anastasios Tzotzis 1, Cesar Garcia-Hernandez 2, Jose-Luis Huertas-Talon 2, Dimitrios Tzetzis 3, and Panagiotis Kyratsis 1, 1 Western
More informationTHE TRANSITIVE REDUCTION OF A DIRECTED GRAPH*
SIAM J. COMPUT. Vol. 1, No. 2, June 1972 THE TRANSITIVE REDUCTION OF A DIRECTED GRAPH* A. V. AHO, M. R. GAREY" AND J. D. ULLMAN Abstract. We consider economical representations for the path information
More informationŁabiak G., Miczulski P. (IIE, UZ, Zielona Góra, Poland)
UML STATECHARTS AND PETRI NETS MODEL COMPARIS FOR SYSTEM LEVEL MODELLING Łabiak G., Miczulski P. (IIE, UZ, Zielona Góra, Poland) The system level modelling can be carried out with using some miscellaneous
More informationImproved BDD-based Discrete Analysis of Timed Systems
Improved BDD-based Discrete Analysis of Timed Systems Truong Khanh Nguyen 1, Jun Sun 2, Yang Liu 1, Jin Song Dong 1 and Yan Liu 1 1 School of Computing National University of Singapore 2 Information System
More information