KS8999 Demo Board User Guide
|
|
- Roberta Robbins
- 5 years ago
- Views:
Transcription
1 KS999 emo oard User Guide KS999 Integrated 9-port 0/00 Ethernet Switch with PHY and frame buffer Rev. June, 00 MIREL-KENIN TEL (0) - FX (0) -9 Mercury rive, Sunnyvale, a 90 US WE This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.? 00 Micrel Incorporated
2 KS999 emo oard User Guide Table of contents.0 Introduction....0 Features....0 Kit contents....0 Reference ocuments....0 Hardware escription.... Power-up.... LE indicators port 0/00 Ethernet Switch Set-up.... Force mode configuration.... MII and -wire Interface Setup.... Power Requirement....0 Software escription....0 ill of Material....0 ES/P Reference Guideline ppendix for block diagram and schematics... List of Tables Table LE,,,,,,,, and LE9 Indicators... Table Feature setting jumpers... Table MII and -wire mode jumper selection... Table 0/00T and Full/Half duplex Jumper Selection... Table PINOUT for the 0-Pin MII Interface... Revision History Revision ate hange.0 0//0 Preliminary release. 0/0/0 Editorial changes; JP change to port, JP changes to duplex mode, table change to LE mode 0. Micrel Kendin Page
3 KS999 emo oard User Guide.0 Introduction The KS999 demo board is designed to evaluate the performance of Micrel/Kendin 9- port integration switch with PHY and frame buffer. KS999 is configured as standalone switch with ports operating in 0Mbit/s or 00Mbit/s. ll of the ports are set up as auto negotiation as default. The KS999 demo board provides an industry standard MII (media independent Interface) to interface to external Processors for router and gateway applications. For dvanced set up such as QoS and VLN, please refer to the KS999 datasheet. This board is not intended for reference design or manufacturing. Please contact Micrel/Kendin FE for consultation of layout and other advanced setup..0 Features Micrel/ Kendin KS999 integrated 9-port Ethe rnet 0/00 switch RJ jacks for Ethernet LN port MII (media independent Interface) connector for router and gateway applications Micrel MI90T Regulator to step down to.v or.v Three LE s per port to indicate the status and activities V,. Universal wall power supply ll ports support auto-mi/mix cross over ll ports support the 00FX fiber mode.0 Kit contents The KS999 Evaluation kit includes the following: KS999 evaluation board +V V Wall Power supply.0 Reference ocuments KS999 ata Sheet (contact Micrel/Kendin for latest datasheet) KS999 schematics in Or format KS999 Gerber file KS999 EEPROM onfiguration software MI90T atasheet (get the latest datasheet from Micrel Kendin Page
4 KS999 emo oard User Guide.0 Hardware escription. Power-up Upon power up, the KS999 will go through a series of LE-testing. LE will flash a few seconds.. LE indicators There are three columns of LE indicators for port, port, port, port, port, port, port, port, and port9. Each row of LE is used to indicate the speed, duplex and traffic activities. = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port = LE, indicates the activities on Port 9 = LE9, indicates the activities on Port 9 0 = indicates.0v Power on and off = indicates.v Power on and off The emo board LE default setup is MOE 0: Table LE,,,,,,,, and LE9 Indicators LE, LE, ON OFF Toggling LE, & LE Top Row 00 ase-t 0 ase-t N/ nd Middle Row Full uplex Half uplex N/ rd Middle Row ollision No ollision N/ ottom Row Link No Link ata receiving and transmitting. -port 0/00 Ethernet Switch Set-up Micrel Kendin Page
5 KS999 emo oard User Guide 9-port SOHO switch is set up as default and port 9 is set to 00T & Full duplex as default. The data traffic can be connected through eight RJ connectors. ny of all 9 ports can be used as up link or down link. The 9 th port will be required external PHY for using as 9-port SOHO switch. In the case of Up- link port, there is no need of using a cross-over cable since the KS999 has auto MI/MIX cross-over feature. Table Feature setting jumpers Jumper escription Open losed JP N/ onnect to.v for V IO or.0v JP ENP Enable 0.p selected by EEPROM Enable 0.p field for all port JP PRSV No priority reserve Enable K priority buffer reserved JP FGMOE Enable EEPROM interface Enable processor interface JP LKMOE Reserved, factory test pin JP IST Reserved, factory test pin JP SWM Reserved, factory test pin JP, 9 MOESEL[0:] LE mode selection MOESEL[0:] = 00 for LE mode 0 MOESEL[0:] = 0 for LE mode MOESEL[0:] = 0 for LE mode MOESEL[0:] = for LE mode JP0, MIIS[0:] MII mode selections MIIS[0:] = 00 for disable MII interface MIIS[0:] = 0 for enable forward MII interface MIIS[0:] = 0 for enable reverse MII interface MIIS[0:] = for enable SNI mode ( wire interface) JP LE[][0] Enable auto negotiation port isable auto negotiation port JP JP LE[][0] LE[][0] Enable auto negotiation port Force to 00T on port isable auto negotiation port Force to 0T on port JP JP LE[][0] LE[][] Force to 00T on port Enable auto negotiation port Force to 0T on port isable auto negotiation port JP JP LE[][] LE[][] Enable auto negotiation port Force to 00T on port isable auto negotiation port Force to 0T on port JP9 JP0 LE[][] LE[][] Force to 00T on port Enable auto negotiation port Force to 0T on port isable auto negotiation port JP JP LE[][] LE[][] Enable auto negotiation port Force to 00T on port isable auto negotiation port Force to 0T on port JP JP LE[][] LE[][] Force to 00T on port Enable auto negotiation port Force to 0T on port isable auto negotiation port JP JP LE[][] LE[][] Enable auto negotiation port Force to 00T on port isable auto negotiation port Force to 0T on port JP JP LE[][] LE[][0] Force to 00T on port Force to half duplex on port Force to 0T on port Force to full duplex on port JP9 JP0 LE[][0] LE[][0] Reserved, factory test pin Reserved, factory test pin JP JP LE[][0] LE[9][0] Enable half duplex back pressure Force to half duplex on port isable half duplex back pressure Force to full duplex on port JP JP LE[][] LE[][] Force to half duplex on port Reserved, factory test pin Force to full duplex on port JP LE[][] Share buffers up to buffers on a Enable equal amount of buffers per Micrel Kendin Page
6 KS999 emo oard User Guide JP LE[][] single port Reserved, factory test pin port ( buffers) JP JP LE[9][] LE[][] Force to half duplex on port Force to half duplex on port Force to full duplex on port Force to full duplex on port JP9 LE[][] ontinue sending frame regardless of number of collisions Enable to drop frame after collisions JP0 LE[][] Unlimited broadcast frames Enable % broadcast frame allowed JP LE[][] Max length is byte Enable enforce the max frame length for VLN is JP JP LE[9][] LE[][] Force to half duplex on port Force to half duplex on port Force to full duplex on port Force to full duplex on port JP JP LE[][] LE[][] Enable more aggressive back-off Enable flow control Enable less aggressive back-off isable flow control JP JP LE[][] LE[9][] Enable minute aging Force to half duplex on port isable aging Force to full duplex on port JP MRX[0] Reserved, factory test pin JP9 MRX[] isable flow control on port 9 Enable flow control on port 9 JP0 JP MRX[] MRX[] Force to half d uplex on port 9 Force to 00T on port 9 Force to half duplex on port 9 Force to 0T on port 9 J N/ Jumper on.0v J N/ Jumper on.v J N/ connect to.v for & and.v for &. Force mode configuration Port through Port are set up as auto-negotiation with Full uplex mode. In this demo board, all ports can be configured as forced 0T full/half or 00T full/half duplex by the above jumpers. The below example is to show how to set the jumper to configured as forced 0T full/half or 00T full/half duplex. Example) Port configuration; isable auto negotiation = short JP. Forced 00T/full duplex = JP and short JP Forced 00T/half duplex = JP and JP Forced 0T/full duplex = short JP and JP Forced 0T/half duplex = short JP and JP. MII and -wire Interface Setup Micrel-Kendin 9 ports 0/00 integrated switch with physical layer transceiver board you received is a multi functional board that can be configured for different interfaces. Port 9 can be configured as Forward MII, Reverse MII or -wire (SNI) interface. The default of this board is configured as ports switch. ll ports have been set up for auto-negotiation enabled mode. Note that the port 9 has only the M interface and there is no PHY. Since MII/SNI interfaces do not support auto-negotiation, the user needs to set up the Full/Half duplex and 0/00speed using the following jumpers. Micrel Kendin Page
7 KS999 emo oard User Guide Table MII and -wire mode jumper selection Mode JP0 jumper JP jumper isable MII Open Open Reverse MII Short Open Forward MII Open Short -wire (SNI) Short Short Table 0/00T and Full/Half duplex Jumper Selection Mode JP0 jumper JP jumper 00T/Full duplex Open Open 00T/Half duplex Short Open 0T/Full duplex Open Short 0T/Half duplex Short Short (Note: SNI can only operate in 0T mode).. Reverse MII mode (9 th M act as a PHY), shown as a male MII connector (J) on the demo board. Enable Reverse MII mode by shorting JP0 jumper Select 0/00T or Full/Half duplex in table.. Forward MII mode (9 th M acts as a M). The female MII connector (J) is not installed on the demo board. It can be available upon request. Enable forward MII mode by shorting JP jumper Select 0/00T or Full/Half duplex in table.. -wire (SNI) mode, shown as test point (TP TP) on the demo board Enable -wire mode by shorting both JP0 and JP jumpers. Select Full or Half duplex in table Select 0aseT mode only (note: -wire can only operate in 0aseT mode) in table The power supply for MII Interface I/O should be selected as.v by short on JP (default). The pin&9 V on the connector is the voltage supply from link partner, so the pin V can be V or.v depends on link partner. Table PINOUT for the 0-Pin MII Interface Pin Signal Pin Signal +V +V MIO ommon M ommon Rx<> ommon Rx<> ommon Rx<> ommon Micrel Kendin Page
8 KS999 emo oard User Guide Rx<0> ommon Rx_V ommon 9 Rx_LK 9 ommon 0 Rx_Er 0 ommon TX_Er ommon Tx_LK ommon Tx_EN ommon Tx<0> ommon Tx<> ommon Tx<> ommon Tx<> ommon ol ommon 9 RS 9 ommon 0 +V 0 +V. Power Requirement V mp at J.0 Software escription KS999 is designed for unmanaged standalone operation via I/O strapping at system reset and there is no needed for any software driver or utility for basic operation. However, we provide the sample OS program software for EEPROM and PU programming. Please contact Micrel FE for support on software programs..0 ill of Material KS999 9-port Ethernet Switch emo oard P Revised: 0/00 Revision:. Item Quantity Reference Part V,QL,QH,OUT,TOUT, TP OUT,QL,QH,QL,QH, QL,QH,ENP,V_0,OUT, GN,OUT,GN TP,TEST,T,RLPK,MUX, TestPoint TP,TEST,T,MUX,TOUT, TP,TEST,T,TP,T,TP, T,TP,TP,TOUT,TOUT Micrel Kendin Page
9 KS999 emo oard User Guide,,,,,,9,0,,,,,,, 9,0,,,,,,,,,,,,,,9,,,,,,,,,,,,9,0,,,,,,,, 9,,,,,,0,, 0uf,0 PF 9,,,,,, 000PF/KV,9,9 0,0,0 UF/V, 0NF 9,,, UF/V 0,,9,90,9,9, 000pf 9,9 9,,,,,,,, LEx 9 0, LE N N00 F,F,F,F,F FE JP HEER 0 JP,JP,JP,JP,JP,JP, JP,JP9,JP0,JP,JP, JP,JP,JP,JP,JP, JP,JP9,JP0,JP,JP, JP,JP,JP,JP,JP, JP,JP9,JP0,JP,JP, JP,JP,JP,JP,JP, JP,JP9,JP0,JP,JP, JP,JP,JP,JP,JP, JP,JP9,JP0,JP J,J RJx 9 J HEER x 0 J Male MII connector J Female MII connector V,J,J HEER J ON OS M Hz P ONNETOR 9 RN,RN,RN,RN,RN,RN, 0 RN,RN,RN9 R,R,R,R,R,R,R9,R, K Micrel Kendin Page 9
10 KS999 emo oard User Guide R,R,R,R,R,R, R,R,R,R,R9,R, R,R,R,R9,R9,R9, R9,R00,R0,R0,R0, R0,R0,R0,R,R, R,R,R,R,R, R R,R K 9 R0,R,R,R,R,R9, 0K R0,R,R,R,R9, R99,R0,R0,R0,R0 0 R K R 00K R,R9,R,R,R,R, R0,R R,R,R,R,R,R, R0,R,R,R,R,R, R,R,R9,R0,R,R, R,R,R,R,R,R9, R,R,R9,R0,R,R, R,R,R,R,R,R9, R,R,R,R,R,R, R,R9,R90,R9,R9,R9 9 R0,R0,R,R9,R99,R0, K R0,R0,R09 R,R 9.9 % 0 R,R,R,R9,R0, 9.9 % R,R,R,R,R, R,R,R,R9,R0, R,R,R,R,R, R9,R0,R,R,R, R,R,R,R,R R 0 R.K 9 R9.K 0 R0 R R0,R.K 9 R,R,R,R,R9, 9.9 R0,R,R,R,R, R,R,R,R,R9, R0,R,R,R R 0 R00,R9 K() S SW PUSHUTTON T,T H U F Micrel Kendin Page 0
11 KS999 emo oard User Guide U T0 9 U KS999_0 0 U,U MI90T Y Mhz.0 ES/P Reference Guideline ES and EMI (F) are basically the same problem for the system design. ES is absorbing energy and EMI is emitting energy. If your P board is good in EMI, it is also has good ES proof. ll high speed signal must has a unbroken reference ground plane. Minimum layer P is recommended, the layer stacking could be as following: layer component side (short traces) oz copper layer power plane oz copper layer GN plane oz copper layer signal mil trace /0 mil spacing oz copper layer signal mil trace /0 mil spacing oz copper layer GN signal oz copper ifferential pair is mil trace/mil spacing. So very few signal traces are exposed to outside, except the short traces from device pins to internal layers. It will improve ES, EMI and signal integrity. layer P is not recommended but if that is the only option, use the following layer stacking: layer component side oz copper mil layer GN plane oz copper layer power plane oz copper mil layer signal oz copper The thickness between layer and is mil, the thickness between layer and is mil. The following are the P layout guideline:. Keep Transmit differential pair on component side and Receive pairs on other layer, and route the differential pairs close together mil/mil space (parallel) and minimum 0 mil away from other signals.. Route lock traces directly above unbroken Ground plane and keep X trace width away from other signal traces. dd damping resistor ( to 0 OHM) at lock output.. Keep all signal traces inside the unbroken ground plane (in different layer).. The ground nets are all common.. Void power and ground planes directly under the magnetic. Micrel Kendin Page
12 KS999 emo oard User Guide. Use bulk capacitors uf to 00uf between power and ground plane on each corner of MIREL/KENIN chip.. Each power pin should have a 0.uf de-coupling cap close to the power pin, and drop via near the cap side.. roke the ground loop in certain location to avoid loop antenna effect. 9. Poorly regulated or over-burdened power supply will generate digital switching noise. Increase power traces width (0mil min.)or use copper pour whenever possible. minimum 0uF (0uF is recommended) capacitor should be used in the main outputs (.V,.V.0V etc). 0. dd damping resistors at all high speed digital signals and clock traces. The resistor should be located near the source side.. Metal case should be connected to chassis ground and at least 0 mil away from any signal traces. The chassis ground should be isolated from the rest of the circuitry.. Fill up the unused area on top and bottom side of the P with GN plane.. dd TVS transient suppression device at the I/O. The device is placed in parallel with the line to be protected. FERRITE E TO OUTSIE WORL V REF T? SR. TRNSFORMER T FERRITE E TO OUTSIE WORL Protek evices SR. low capacitance TVS ll unused inputs are connected to ground or power with a K resistor or K to V and K to ground for floating inputs.. Place the RX and TX terminators (0 or 00 ohm resistors) close to the Micrel/Kendin hip. TXP R 9.9 % TXM R 9.9 %. uring F or ES test, remove all unused headers pins, jumpers, test point pins etc. These parts will act as antenna. Micrel Kendin Page
13 KS999 emo oard User Guide 9.0 ppendix for block diagram and schematics See the following pages for the below documents:. KS999 emo oard lock iagram. oard Schematics Rev.. PQFP0 package outline drawing Micrel Kendin Page
14 M0 V.0 : Wed Mar :: pcb
15 M0 V.0 : Wed Mar :: pcb
16 JOIN MOL N MOLIN (P.) TE: REVISION HISTORY ESRIPTION REVISION //0,,R9,.0 //0 ELETE,R9,R0-,R-9.0 RENME V. TO V.0 RENME VTX TO V.0 RENME V. TO V.0 ONNET T,T LL T TO V.0.V N.V OPTION FOR VIO //0 REPLE U, WITH MI90T../.V OPTIONS FOR VIO MRX0-0K PULL UP R0-0 KS999 T, T PULL UP OPTION //0 JOIN MOL N MOLIN (P.). //0 REMOVE PORT TRUNKING TLE REMOVE OS TO MHz NO ONNETION ON PIN & RENME LE_ TO RESERVE. Title KS999_0 PORT SWITH REFEREE ESIGN Size ocument Number Rev {oc}. ate: Wednesday, March, 00 Sheet of
17 KENIN OMMUNITION TO P PRLLEL PORT FOR KS999 EEPROM PROGRMMER KS999_0 MIIS MIIS0 0 isable MII Reverse MII Forward MII wire mode SNI =PU interface 0=No priority reserve =Reserve K 0=Enable 0.p =isable 0.p =EEPROM interface Factory Test pin Factory Test pin {oc}. KS999_0 PORT SWITH REFEREE ESIGN Wednesday, March, 00 Title Size ocument Number Rev ate: Sheet of SLK S_OUT PRSV ENP FGMOE Reserved (LKMOE) Reserved (IST) Reserved (SWM) MOESEL MIIS0 MIIS MOESEL0 T RLPK LE_ LE_ SWM V.0PL MTX[0..] LE_0 LE_ LE_ LE_ LE_0 MUX IST RST# LE_ LE_ LE_ LE_ LE_ TOUT MUX LE_ LE_ MRX LE_ MOESEL0 SNEN PRSV FGM OE LE_ LE_0 LE_ MIIS0 TESTEN T S LE_0 LE_ T MRX LE_ LE_ TOUT S LE_0 MRX0 LE9_ LE9_ SL SL LE9_0 LE_ LE_ LE_0 MRX[0..] MTX MTX MTX0 TOUT TEST TEST ENP MTX MRX VIO TEST LE_0 MIIS T T LE_ T LE_ LE_ LE_0 LE_ MOESEL TOUT LE9_ T TXM TXP TXP TXM TXM TXP RXM RXP RXM RXP RXM RXM RXP RXP TXP RXM TXM TXP TXP TXM TXM LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_ LE_ LE_ LE_ RXM RXP RXP TXM RXP RXM TXM LE9_ LE9_ LE9_0 LE_0 LE_0 LE_ LE_ LE_ TXP TXP RXP LE9_ RXM V.0 V.0 V.0 V.0 V. V. V.0 V. VIO V. V. V. V.0 V.0 V.0 V.0 V.0PL V UF + 0UF + 0UF Y Mhz R 00K PF 0 PF R9 K R K P ONNETOR R K R K R K R K R K R K JP HEER + 0UF R K OUT OUT QL QL QL QL QH QH QH RN0 K TOUT MUX MUX TOUT RLPK TEST TEST T TEST T ENP T QH R0 0K R K JP JP JP JP JP R 0K R K R 0K R K R K U T0 0 GN S SL WP V JP JP R9 0K R 0K JP0 R0 0K R 0K JP9 JP U F U F 9 0 U F GN UF R00 K() R99 0K R9 K() R9 0K V_0 V T TOUT TOUT T OUT OUT GN U V-RX GN-RX GN-RX V-RX RXP RXM OUT OUT TXP TXM QH QH QH QH GN-TX V-TX V-TX TXP TXM GNTX RXP RXM GN-RX V-RX ISET GN-ISO V-RX GN-RX RXP RXM GN-TX TXP TXM V-TX VTX GN-TX QL QL QL QL TXP TXM OUT OUT RXP RXM V-RX GN-RX GN-RX V-RX GN-ISO RXP RXM GN-TX TXP TXM V-TX V-TX TXP TXM GN-TX RXP RXM GN-RX V-RX FXS FXS FXS FXS GN-RV GN-RV V-RV V-RV GN-RV GN-RV V-RV V-RV TOUT TOUT RLPK MUX MUX TEST TEST TEST T T T ENP S SL V(ORE) GN(ORE) MTXEN MTX MTX MTX XTX0 MTXER MTX MOL MRS V-IO GN GN V IST RST_N LE- LE- LE- LE-0 LE- LE- LE- LE-0 MRXV MRX MRX MRX MRX0 MRX V-IO GN LE- LE- LE- LE-0 LE- LE- LE- LE-0 V GN LE- LE- LE- LE-0 LE- LE- LE- LE-0 LE- LE- LE- V-IO LE-0 LE- LE- LE- LE-0 GN GN SWM V LE9- LE9- LE9- LE9-0 MIIS MIIS0 MORSEL MOESEL MOESEL MOESEL0 TESTSEN SNEN PRSV FGMOE T T LKMOE EXTLK X X V-PLLTX GN-PLLTX TOUT TOUT V-RV V-RV GN-RV GN-RV V-RV V-RV GN-RV GN-RV FXS FXS FXS FXS V-RX GN-RX RXP RXM GN-TX TXP TXM V-TX V-TX TXP TXM GN-TX RXP RXM GN-ISO MRS MTXEN MTXER MTXLK MTX[0..] MOLIN MRXLK MRXV MRX[0..] RST#
18 TXP TXM RXP RXM TXM TXP RXP RXM TXP TXM RXP RXM TXM TXP RXM RXP TXP TXM RXP RXM TXM TXP RXP RXM TXP TXM RXP RXM TXM TXP RXM RXP + 0uf V.0 V. T RXP J RXM TXP TXM R+ RX- TXP R R R- RX+ MT R TXM T MT 9 RXM T+ TX- 0 RXP 000PF/KV R R T- TX+ R RXP RXP RXM RXM TXP R+ R- T 0 9 T+ T- R+ R- T T+ T- R+ R- 0 T 9 T+ T- TX+ TX- MT Pulse H RX+ RX- RX- RX+ MT 9 TX- 0 TX+ TX+ TX- MT RX+ RX- el Fuse -999-Q9 YL PH0 Transpower H- ELT LF MT TXM TXP TXM TXP MT RXM RXP RXM RXP MT TXM TXP MT MT MT MT R R9 R R 9 90 R0 000PF/KV R R 000PF/KV R0 000PF/KV R 000pf 000pf 000pf 000pf R R R R R R9 R R R R R R R9 TXM RXP RXM TXP TXM RXP RXM TXP TXM RJx LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 RN 0 RN 0 RN 0 N00 LEx LEx VLE LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 RN 0 LEx LEx JP LE_0 R0 K isable auto-negotiation port JP LE_0 R K isable auto-negotiation port LE_0 port =0Mbps, F/U=00Mbps JP R K LE_0 port =0Mbps, F/U=00Mbps JP R K JP LE_ R K isable auto-negotiation port JP LE_ R K isable auto-negotiation port LE_ port =0Mbps, F/U=00Mbps JP R K LE_ port =0Mbps, F/U=00Mbps JP9 R K JP0 LE_ R K isable auto-negotiation port JP LE_ R9 K isable auto-negotiation port LE_ port =0Mbps, F/U=00Mbps JP R0 K LE_ port =0Mbps, F/U=00Mbps JP R K JP LE_ R K isable auto-negotiation port JP LE_ R K isable auto-negotiation port LE_ port =0Mbps, F/U=00Mbps JP JP LE_ R K R K port =0Mbps, F/U=00Mbps Kendin ommunications Inc. * U/F=default Title KS999 -port Ethernet Switch emo oard Size ocument Number Rev SWITH_ - PHY_TRNSEIVER_TRNSFORMER. ate: Wednesday, March, 00 Sheet of
19 TXP TXM RXP RXM TXM TXP RXP RXM TXP TXM RXP RXM TXM TXP RXM RXP TXP TXM TXM TXP TXP TXM TXM TXP RXP RXM RXP RXM RXP RXM RXM RXP V.0 T T T+ T- R+ R- R+ R- 0 T 9 T+ T- T T+ T- R+ R- R+ R- 0 T 9 T+ T- Pulse H el Fuse -999-Q9 YL PH0 Transpower H- ELT LF MT TX- TX+ RX- RX+ TX+ TX- MT 9 0 RX+ RX- RX- RX+ MT 9 TX- 0 TX+ TX+ TX- MT RX+ RX- TXM TXP MT RXM RXP RXP RXM MT TXM TXP TXM TXP MT RXM RXP RXM RXP MT TXM TXP 9 R 000PF/KV R0 R 000PF/KV R R 000PF/KV R R 000PF/KV R9 MT MT MT MT R R9 R R R R R R9 R R R R R9 R90 R9 R9 R R R0 R RXP RXM TXP TXM RXP RXM TXP TXM RXP RXM TXP TXM RXP RXM TXP TXM 000pf 000pf 000pf 000pf J RJx LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 LE_ LE_ LE_ LE_0 RN 0 RN 0 RN 0 RN 0 LEx LEx LEx VLE LE9_ LE9_ LE9_ LE9_0 LE9_ LE9_ LE9_ LE9_0 RN9 0 LEx 9 JP LE_0 R9 port =Full duplex, F/U=Half duplex JP JP LE_ LE_ R99 K R00 K port =Full duplex, F/U=Half duplex Factory Test pin JP LE_ R0 port =Full duplex, F/U=Half duplex JP LE_ R09 port =Full duplex, F/U=Half duplex K K K LE_0 JP9 Factory Test pin JP9 LE_ R0 K =rop frame after collision U/F=ontinue sending frame JP LE_ R0 =Less aggressive back-off U/F=More aggressive R9 K K JP0 LE_0 R9 K Factory Test pin JP LE_ R0 K =Equal buffers/port U/F=Share up to buffers on single port JP0 LE_ R0 K =% broadcast frames allowed U/F=Unlimited broadcast frames JP LE_ R K =No flow control U/F=Flow control enabled JP LE_0 R9 K =No half duplex back pressure U/F=Half duplex back pressure enabled JP LE_ R0 K Factory Test pin JP LE_ R0 K =Max VLN bytes, W/O VLN bytes U/F=Max bytes JP LE_ R K =ging disabled U/F=Enable minute aging LE9_0 LEx JP R9 port =Full duplex, F/U=Half duplex JP LE9_ R0 port =Full duplex, F/U=Half duplex JP LE9_ R0 port =Full duplex, F/U=Half duplex JP LE9_ R port =Full duplex, F/U=Half duplex K K K K * U/F=default Title Kendin ommunications Inc. KS999 -port Ethernet Switch emo oard Size ocument Number Rev SWITH_ - PHY_TRNSEIVER_TRNSFORMER. ate: Wednesday, March, 00 Sheet of
20 J HEER F V.0 V.0 FE + 0 UF/V 0NF + UF/V 9 000pf/kv F FE F FE + 0 UF/V 0NF V.0PL RXP RXM RXP RXM R 9.9 % R 9.9 % R 9.9 % R0 9.9 % TXP TXM TXP TXM R 9.9 % R 9.9 % R9 9.9 % R 9.9 % RXP RXM R 9.9 % R 9.9 % TXP TXM R 9.9 % R 9.9 % J HEER x V HEER + UF/V U VIN VIN MI90T GN VOUT J R K R.K 0 LE LE R 0 R 0 V.0 V. RXP RXM RXP RXM RXP RXM R 9.9 % R 9.9 % R0 9.9 % R 9.9 % R 9.9 % R9 9.9 % 9 TXP TXM TXP TXM TXP TXM R 9.9 % R9 9.9 % R 9.9 % R 9.9 % R 9.9 % R0 9.9 % 0 RXP RXM R 9.9 % R 9.9 % TXP TXM R 9.9 % R 9.9 % U VIN VIN GN VOUT J MI90T R0.K J HEER R9.K + UF/V V. F FE VIO RXP RXM R 9.9 % R 9.9 % TXP TXM R 9.9 % R 9.9 % + UF/V R.K J ON.V.V S SW PUSHUTTON R 0K N RST# RST# Kendin ommunications Inc. Title KS99 -port Ethernet Switch emo oard Size ocument Number Rev SYSTEM - RESET&POWER&LK. ate: Tuesday, March, 00 Sheet of
21 RLK RXV TLK TXEN TP TX0 TP RX0 TP OL TP TP TP TP SNI ( WIRE) INTERFE V. V R R MRX[0..] MRXV MRXLK MTXER MTXLK MTXEN MTX[0..] MOLIN MOL MRS MRX[0..] MTX[0..] MRX MRX MRX MRX0 RXV RLK TXER TLK TXEN MTX0 MTX MTX MTX OL RS R 9.9 R 9.9 R9 9.9 R 9.9 R 9.9 0K 0K R 9.9 R 9.9 R0 9.9 R J V MIO M RX RX RX RX0 RX_V RX_LK RX_ER TX_ER TX_LK TX_EN TX0 TX TX TX OL RS V V V Male MII connector REVERSE MII V MP 0- MRX0 MRX MRX MRX R0 R0 0K 0K V.0 R0 R0 0K 0K JP JP9 JP0 JP R R R R K K K K MRX MRX MRX MTX MTX MTX MTX0 MRX0 MRX MRX MRX MOLIN Port 9 =Flow control Port 9 U=No flow control Port 9 =Half duplex Port 9 U=Full duplex Port 9 =0Mbps Port 9 U=00Mbps R 9.9 R 9.9 R 9.9 R0 9.9 R 9.9 R 9.9 R 9.9 R 9.9 R9 9.9 R J V MIO M RX RX RX RX0 RX_V RX_LK RX_ER TX_ER TX_LK TX_EN TX0 TX TX TX OL RS V V V Female MII connector FORWR MII Kendin ommunications Inc. Title KS999 -port Ethernet Switch emo oard Size ocument Number Rev SYSTEM - RESET&POWER&LK. ate: Tuesday, March, 00 Sheet of
22
10/100 Application Note General PCB Design and Layout Guidelines AN111
10/100 Application Note General PCB Design and Layout Guidelines AN111 Introduction This application note provides recommended guidelines in designing a product that complies with both EMI and ESD standards
More informationMicrel 10/100BaseT LAN and SPI Flash Memory Using ichip CO2064SEC
Reference esign Micrel 0/00aseT LN and SPI Flash Memory Using ihip O0SE Revision History Version ate escription.0 November 00 Original release Introduction This reference design demonstrates the ihip O0SE
More informationKSZ8081RNB / KSZ8091RNB
KSZ8081RNB / KSZ8091RNB 10Base-T/100Base-TX Physical Layer Transceiver Evaluation Board User s Guide Revision 1.0 / August 2012 Micrel, Inc. 2012 All rights reserved Micrel is a registered trademark of
More informationKSZ8081MNX / KSZ8091MNX
KSZ8081MNX / KSZ8091MNX 10Base-T/100Base-TX Physical Layer Transceiver Evaluation Board User s Guide Revision 1.0 / August 2012 Micrel, Inc. 2012 All rights reserved Micrel is a registered trademark of
More informationKSZ8895FMQ Evaluation Board User s Guide
KSZ8895FMQ Evaluation Board User s Guide KSZ8895FMQ Integrated 5-port 10/100 Ethernet Managed Switch Rev 1.0 January 2013 Micrel Inc. Page 1 1/8/2013 Table of contents 1.0 Introduction... 5 2.0 Features...
More informationThis application note is written for a reader that is familiar with Ethernet hardware design.
AN 14.8 LAN8700/LAN8700I and LAN8187/LAN8187I Ethernet PHY Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview The LAN8700/LAN8700I and LAN8187/LAN8187I are highly-integrated devices designed for
More informationPlease visit SMSC's website at for the latest updated documentation.
AN 10.13 Migrating from the LAN83C180 10/100 PHY to the 10/100 PHY 1 Introduction 1.1 Overview This application note discusses how to migrate from an existing design using the SMSC LAN83C180 PHY to SMSC's
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 11-07-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 5-29-08 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
More informationKSZ8895MQ/RQ Evaluation Board User s Guide
KSZ8895MQ/RQ Evaluation Board User s Guide KSZ8895 Family Integrated 5-port 10/100 Ethernet Managed Switch Rev 1.2 January 2013 Micrel Inc. Page 1 1/8/2013 Table of contents 1.0 Introduction... 5 2.0 Features...
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-25-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
More informationASIX USB-to-LAN Applications Layout Guide
ASIX USB-to-LAN Applications Revision 1.0 Dec. 11th, 2007 1 Revision Date Description 1.0 2007/12/11 New release. ASIX USB-to-LAN Applications Revision History 2 Content 1. Introduction...4 2. 4-Layer
More informationKSZ9031RNX-EVAL Board User s Guide. Micrel, Inc All rights reserved
KSZ9031RNX Gigabit Ethernet Transceiver with RGMII Support KSZ9031RNX-EVAL Board User s Guide Revision 1.0 / June 2012 Micrel, Inc. 2012 All rights reserved Micrel is a registered trademark of Micrel and
More informationKSZ8795CLXD-EVAL Board (KSZ8795CLX+KSZ9031RNX) Demo Evaluation Board User s Guide
KSZ8795CLXD-EVAL Board (KSZ8795CLX+KSZ9031RNX) Demo Evaluation Board User s Guide KSZ8795 Family Integrated 5-port Managed Switch with 4 10/100 Copper Ports and Port 5 GMII/RGMII/MII/RMII Up-link Interface
More informationKSZ8864 Evaluation Board User s Guide
KSZ8864 Evaluation Board User s Guide KSZ8864 Integrated 4-port 10/100 Ethernet Managed Switch Rev 1.1 May 2014 Micrel Inc. Page 1 5/9/2014 Table of contents 1.0 Introduction... 4 2.0 Features... 4 3.0
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 06-26-12 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company
More informationAN-143. Introduction. KSZ8051 Family. Migrating to KSZ8051 Family PHY Transceivers
AN-143 Migrating to KSZ8051 Family PHY Transceivers Introduction This application note is written for Micrel customers who currently utilize the KSZ8041NL, KSZ8041MNL, or KSZ8041 MLL in their board designs.
More informationLAN9303 Evaluation Board User Manual
Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationPLC Stamp 1200 micro Datasheet
PLC Stamp 1200 micro Datasheet I2SE GmbH June 28, 2017 1/12 CONTENTS CONTENTS Contents 1 Abstract 3 2 Applications 3 3 Interfaces 3 4 Handling 4 5 Module overview 4 6 Technical Data 6 6.1 Absolute Maximum
More informationUser s Guide. Mixed Signal DSP Solutions SLLU011
User s Guide July 2000 Mixed Signal DSP Solutions SLLU011 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product
More informationEVB8720 Evaluation Board User Manual
Copyright 2011 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationBuffer Management. FIFO and Flow Control MAC. Physical Transceiver RXP[2], RXM[2] TXP[2], TXM[2]
KS8993 3-Port 10/100 Integrated Switch with PHY and Frame Buffer Rev. 2.06 General Description The KS8993 contains three 10/100 physical layer transceivers, three MAC (Media Access Control) units with
More informationAN_8430_002 April 2011
A Maxim Integrated Products Brand 78Q8430 10/100 Ethernet MAC and PHY APPLICATION NOTE AN_8430_002 April 2011 Introduction 78Q8430 Layout Guidelines The TSC 78Q8430 is a single chip 10Base-T/100Base-TX
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-25-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationPOL BMR465 Evaluation Board
User Guide POL BMR465 Evaluation Board ROA 170 64 User Guide User Guide 2 Contents 1 Introduction... 3 1.1 Prerequisites... 3 2 Reference Board ROA 170 64... 4 3 USB-PMBus adapter... 5 3.1 Connection of
More informationAN LAN9xxx Series Migration
AN 24.16 LAN9xxx Series Migration 1 Introduction This application note details the differences one should be aware of when migrating from older to newer generation SMSC Ethernet Controllers. The discussion
More informationArduino Uno. Arduino Uno R3 Front. Arduino Uno R2 Front
Arduino Uno Arduino Uno R3 Front Arduino Uno R2 Front Arduino Uno SMD Arduino Uno R3 Back Arduino Uno Front Arduino Uno Back Overview The Arduino Uno is a microcontroller board based on the ATmega328 (datasheet).
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 6-5-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationPCB Layout and Design Guide for CH7102A HDMI to BT656 Converter with IIC Slave
Chrontel AN-B07 Application Notes PCB Layout and Design Guide for CH70A HDMI to BT Converter with IIC Slave.0 INTRODUCTION The CH70A is a low-cost, low-power semiconductor device, which can convert HDMI
More informationExample 1: Using Modbus Poll to MB-GATEWAY with DL06 Slave... A-2. Step 3: Connect to the MB-GATEWAY using the Modbus Poll simulator software...
pplication Examples ppendix In this ppendix... Example 1: Using Modbus Poll to M-GTEWY with L0 Slave... - Items needed for this example:... - Step 1: onnect the M-GTEWY serial port to the L0 secondary
More informationREV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement
REV CHANGE DESCRIPTION NAME DATE A Release 8-1-16 B Increased +1.2V Capacitor Value & VDD12A Cap Requirement 1-16-17 Any assistance, services, comments, information, or suggestions provided by Microchip
More informationChapter. Specifications: In This Chapter...
Specifications: hapter PU Modules In This hapter... PU Specifications... PU General Specifications... ommunications Ports Specifications... Port Specifications (US)... Port Specifications (Serial)... US
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 5-21-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationHome Networking Board Design Using PCnet -Home Devices. Application Note
Home Networking Board Design Using PCnet -Home Devices Application Note Home Networking Board Design Using PCnet-Home Devices Application Note This application note is intended to assist customers in using
More informationPCB Layout and Design Considerations for CH7317B SDVO* / RGB DAC
Chrontel CHRONTEL AN- Application Notes PCB Layout and Design Considerations for CH77B SDVO* / RGB DAC. Introduction This application note focuses on the basic PCB layout and design guidelines for the
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 1-20-17 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationVLSI AppNote: VSx053 Simple DSP Board
: VSx053 Simple DSP Board Description This document describes the VS1053 / VS8053 Simple DPS Board and the VSx053 Simple DSP Host Board. Schematics, layouts and pinouts of both cards are included. The
More informationIP1001 LF DESIGN & LAYOUT GUIDELINES
Index 1 Purpose...2 2 Magnetic trace routing...2 3 Power Supply Plane & GND Plane...3 4 PHY interface...3 5 Trace routing & Placement...3 6 ESD protection...3 7 EMI Supression...3 1/7 April 17 2008. Ver:1.5
More informationHDMI To HDTV Converter
Chrontel AN-B0 Application Notes P C B L ayout and Desig n Guide for CH7 03B HDMI To HDTV Converter.0 INTRODUCTION The CH703B is a low-cost, low-power semiconductor device, which can convert HDMI signals
More informationPCB Layout and design Considerations for CH7007 and CH7008
Application Notes PCB Layout and design Considerations for CH7007 and CH7008 Introduction This application note focuses on the basic PCB layout and design guidelines for the CH7007 and CH7008 VGA-to-TV
More informationKSZ9692PB User Guide Brief
KSZ9692PB User Guide Brief KSZ9692PB Evaluation Platform Rev 2.0 General Description The KSZ9692PB Evaluation Platform accelerates product time-to-market by providing a hardware platform for proof-of-concept,
More informationPCB Layout and Design Considerations for the CH7308 SDVO LVDS Transmitter
Chrontel Application Notes PCB Layout and Design Considerations for the CH7308 SDVO LVDS Transmitter 1. Introduction This application note focuses on the basic PCB layout and design guidelines for the
More informationPCB Layout for the Ethernet PHY Interface
TN PCB Layout for the thernet PHY Interface Introduction This technical note provides reference design information to allow you to design your own PCB with an thernet connection. Figure shows a typical
More information10/100BASE-TX TO 100BASE-FX MEDIA CONVERTERS. KC-300DM Series. Installation Guide
10/100BASE-TX TO 100BASE-FX MEDIA CONVERTERS KC-300DM Series Installation Guide -1- DOC.060215-KC-300D (C) 2003 KTI Networks Inc. All rights reserved. No part of this documentation may be reproduced in
More information73S8014R/RN/RT 20SO Demo Board User Manual July, 2008 Rev. 1.0 UM_8014_010
Simplifying System Integration TM 73S804R/RN/RT 0SO Demo Board User Manual July, 008 Rev..0 UM_804_00 73S804R/RN/RT 0SO Demo Board User Manual UM_804_00 008 Teridian Semiconductor Corporation. All rights
More informationArduino ADK Rev.3 Board A000069
Arduino ADK Rev.3 Board A000069 Overview The Arduino ADK is a microcontroller board based on the ATmega2560 (datasheet). It has a USB host interface to connect with Android based phones, based on the MAX3421e
More informationV1BOOST-STEPPER Unipolar Stepper Motor BoosterPack for the MSP430 LaunchPad. User s Guide
V1BOOST-STEPPER Unipolar Stepper Motor BoosterPack for the MSP430 LaunchPad User s Guide Revised July 2012 CONTENTS 1 Introduction... 3 1.1 Overview... 3 1.2 Features... 3 1.3 Additional Information...
More informationARDUINO MEGA ADK REV3 Code: A000069
ARDUINO MEGA ADK REV3 Code: A000069 OVERVIEW The Arduino MEGA ADK is a microcontroller board based on the ATmega2560. It has a USB host interface to connect with Android based phones, based on the MAX3421e
More informationEthernet1 Xplained Pro
Ethernet1 Xplained Pro Part Number: ATETHERNET1-XPRO The Atmel Ethernet1 Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. The board enables the user to experiment with
More informationEVAL-AD5422. Evaluation Board for 16-Bit, Serial Input, Current Source and Voltage Output DAC FEATURES DEVICE DESCRIPTION EVALUATION BOARD DESCRIPTION
Evaluation Board for 16-Bit, Serial Input, Current Source and Voltage Output DC EVL-D5422 FETURES Full-featured evaluation board for the D5422 On-board reference Link options Direct hook-up to USB port
More informationHFRD REFERENCE DESIGN High-Frequency XFP Host Board. Reference Design: (Includes Integrated RS-232 to I 2 C Conversion)
Reference Design: HFRD-18.0 Rev. 7; 11/09 REFERENCE DESIGN High-Frequency XFP Host Board (Includes Integrated RS-232 to I 2 C Conversion) Reference Design: High-Frequency XFP Host Board Table of Contents
More informationDS34RT5110-EVKC HDMI / RJ45 Extender Demo Kit for CAT5 Cables
DS34RT5110-EVKC HDMI / RJ45 Extender Demo Kit for CAT5 Cables General Description The DS34RT5110-EVKC CAT5 Cable Extender Demo Kit provides a complete HDMI system extension solution with cost effective
More informationUser Manual Pluto RS485 Interface Boards (Non-Isolated) (Isolated)
User Manual Pluto RS Interface Boards 0-- (Non-Isolated) 0-- (Isolated) ocument No. 0- Issue urrent Issue :- October, 99 Previous Issues :- HEBER Ltd. 99. This document and the information contained therein
More informationKSD-800 Series. Installation Guide. Industrial 8-Port Fast Ethernet Switches with Fiber Connectivity DOC A -1-
KSD-800 Series Industrial 8-Port Fast Ethernet Switches with Fiber Connectivity Installation Guide DOC.110516A -1- (C) 2005 KTI Networks Inc. All rights reserved. No part of this documentation may be reproduced
More informationFUNCTIONAL BLOCK DIAGRAM DIGITAL POWER SUPPLY +5V +3.3V EXT. EXTERNAL ANALOG POWER SUPPLY V LOGIC V DD V SS SPI INTERFACE RDY RESET AD5292 GND
Evaluation Board for the 10-Bit, Serial Input, High Voltage Digital Potentiometer EVAL-AD5292EBZ FEATURES Full-featured evaluation board for the AD5292 Wiper buffer 4-wire ohm measurement capability Various
More informationBASIC Stamp Activity Board: Features and Specifications
27905 w / Power Supply 27906 w/o Power Supply BASIC Stamp Activity Board: Features and Specifications The BASIC Stamp Activity Board (BSAC) is a demonstration board for Parallax BASIC Stamp computers (BS1-IC,
More informationARDUINO MEGA 2560 REV3 Code: A000067
ARDUINO MEGA 2560 REV3 Code: A000067 The MEGA 2560 is designed for more complex projects. With 54 digital I/O pins, 16 analog inputs and a larger space for your sketch it is the recommended board for 3D
More information10/100BASE-TX TO 100BASE-FX MEDIA CONVERTERS
10/100BASE-TX TO 100BASE-FX MEDIA CONVERTERS KC-300DM Series Installation Guide DOC.130923-1- (C) 2003-2013 KTI Networks Inc. All rights reserved. No part of this documentation may be reproduced in any
More informationxpico Wi-Fi Embedded Device Server Evaluation Kit User Guide
xpico Wi-Fi Embedded Device Server Evaluation Kit User Guide Part Number 900-643-R Revision B July 2013 Copyright and Trademark Warranty Contacts 2013 Lantronix, Inc. All rights reserved. No part of the
More information4.0 Blue LED DCF77 Clock documentation
4.0 Blue LED DCF77 Clock documentation 1. LED Clock Main Board PCB mounting: Mount and solder the eight wire bridges. Mount and solder resistors R16, R18, R20, R22. Mount and solder capacitors C1 C3 (pitch
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
More information2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
More informationDM9051NP Layout Guide
NP Version: 1.1 Technical Reference Manual Davicom Semiconductor, Inc Version: NP-LG-V11 1 1. Placement, Signal and Trace Routing Place the 10/100M magnetic as close as possible to the (no more than 20mm)
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1420A 12-PORT IEEE 802.3AT PSE INTEGRATED CONNECTOR MODULE (PSE-ICM)
DESCRIPTION Demonstration circuit 1420A from Linear Technology is a convenient platform for testing and evaluation of a PSE Integrated Connector Module (PSE- ICM) that complies with the PoETec specification.
More informationSubject: Jumper, DIP and optional resistor settings for ROACH rev Location of jumpers, switches and resistors on hardware
Technical Memo Number: NRF-KAT7-5.0-MEM-008 To : DBE Team From : Jason Manley, Francois Kapp, David George Date : 20 May 2009 Subject: Jumper, DIP and optional resistor settings for ROACH rev 1.02 Location
More informationSTAC9750_MB - Main Board Audio Reference Design Overview
ST970_M - Main oard udio Reference esign Overview SOP: The ST970 Main oard reference design provides a complete -channel audio solution with digital audio I/O. RVISION HISTORY: ) 7/06/0 - Original release.
More informationMAC on the HUB. Y. Ermoline, V0.1. This note describe design steps of the MAC on HUB FPGA to work with Ethernet for IPbus.
MAC on the HUB Y. Ermoline, 20.10.2017 V0.1 This note describe design steps of the MAC on HUB FPGA to work with Ethernet for IPbus. Contents: FPGA and PHY chip... 2 Tri-Mode Ethernet Media Access Controller
More informationPoE Powered 10/100BASE-TX to 100BASE-FX Media Converters. KC-351 Series. Installation Guide
PoE Powered 10/100BASE-TX to 100BASE-FX Media Converters KC-351 Series Installation Guide -1- DOC.070820-KC-351 (C) 2007 KTI Networks Inc. All rights reserved. No part of this documentation may be reproduced
More informationWIZ810MJ Datasheet. (Ver. 1.2) 2007 WIZnet Inc. All Rights Reserved. For more information, visit our website at
(Ver. 1.2) 2007 WIZnet Inc. All Rights Reserved. For more information, visit our website at www.wiznet.co.kr Document History Information Revision Data Description Ver. 1.0 September, 2007 Release with
More informationEight Universe Field Programmable Gate Array (FPGA) based E1.31 pixel controller.
Eight Universe Field Programmable Gate Array (FPGA) based E1.31 pixel controller. An FPGA is a poor man s custom digital chip. These chips are much better suited to controlling pixel s, since they can
More informationFPD-Link Evaluation Kit User s Manual NSID FLINK3V8BT-85
FPD-Link Evaluation Kit User s Manual NSID FLINK3V8BT-85 Rev 3.0 Page 1 of 25 Table of Contents INTRODUCTION... 3 CONTENTS OF EVALUATION KIT... 4 APPLICATIONS... 4 FEATURES AND EXPLANATIONS... TRANSMITTER...
More informationApplication Note - PCB Layout & PIN Behavior Assessment
Application Note - PB Layout & PIN Behavior Assessment Scope and purpose This document provides application information for the transceiver TLE9252V from Infineon Technologies AG as Physical Medium Attachment
More informationM727xS 10/100BaseTX-FX Selectable Media Converter Installation Guide
M727xS 10/100BaseTX-FX Selectable Media Converter Installation Guide Copyright January 2004 VERSITRON, Inc. 83 Albe Drive / Suite C Newark, DE 19702 A010430357 The information contained in this document
More informationRoHS compliant RJ45 gigabit Ethernet Small Form Pluggable (SFP), 3.3V 1000BASE Ethernet. Performance
Features Compliant with IEEE 802.3z Gigabit Ethernet Standard Compliant with SFP MSA specifications. Supports auto-negotiation 10/100/1000BASE-T operation in host system with SGMII interface. Supports
More informationPowerline Test Fixture
The Bel Powerline test fixture lets you quickly get started testing the 200 and 500 Mbps HomePlug AV Bel Powerline modules. The Powerline test fixture provides all the required circuitry (mains coupler,
More informationARDUINO UNO REV3 SMD Code: A The board everybody gets started with, based on the ATmega328 (SMD).
ARDUINO UNO REV3 SMD Code: A000073 The board everybody gets started with, based on the ATmega328 (SMD). The Arduino Uno SMD R3 is a microcontroller board based on the ATmega328. It has 14 digital input/output
More informationApplication Note KSZ8873/63 MLL Demo Board Current Consumption
Application Note /63 MLL Demo Board Current Consumption Introduction This application note provides the procedure required to measure the power of the 8873/63MLL in 4 modes of operation using the /63/MLL/FLL/RLL
More informationPI3EQX6801ZDE PI3EQX6801ZDE Evaluation Board Rev.A User Guide Nov. 11, 2011
Contents Introduction Board Operation Power options Device configuration System connection Power-on sequence Board Design Information PCB Schematic PCB Layout Reference PCB BOM List PIEQX0ZDE PIEQX0ZDE
More informationeip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications
Embedded TCP/IP 10/100-BaseT Network Module Features 16-bit Microcontroller with Enhanced Flash program memory and static RAM data memory On board 10/100Mbps Ethernet controller, and RJ45 jack for network
More informationEvaluation Board for AD5371 EVAL-AD5371EBZ
Preliminary Technical Data FEATURES Full-Featured Evaluation Board for the AD5371 USB Interface PC Software for Register Programming Various Reference Voltages Available Stand-Alone Operation INTRODUCTION
More informationFeatures. 10/100 T/Tx 1 MAC 1 10/100 10/100 MAC 2 10/100 10/100 MAC 3 10/100 MAC 4 10/100 10/100 MAC 5 10/100 SNI.
KS8995XA Integrated 5-Port QoS Switch Rev. 2.3 General Description The KS8995XA is a highly integrated Layer-2 quality of service (QoS) switch with optimized bill of materials (BOM) cost for low port count,
More informationMoxa ToughNet Switch
Moxa ToughNet Switch TN-505 Series Layer M/IP67 unmanaged Ethernet switches Hardware Installation Guide First Edition, June 00 00 Moxa Inc. All rights reserved. Reproduction without permission is prohibited.
More informationMOXA EtherDevice Switch
MOXA EtherDevice Switch EDS-305-M12 Hardware Installation Guide Second Edition, August 2007 Moxa Networking Co., Ltd. Tel: +886-2-8919-1230 Fax: +886-2-8919-1231 www.moxa.com support@moxa.com (Worldwide)
More informationREV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement
REV CHANGE DESCRIPTION NAME DATE A Release 8-1-16 B Increased +1.2V Capacitor Value & VDD12A Cap Requirement 1-16-17 Any assistance, services, comments, information, or suggestions provided by Microchip
More informationARDUINO UNO REV3 Code: A000066
ARDUINO UNO REV3 Code: A000066 The UNO is the best board to get started with electronics and coding. If this is your first experience tinkering with the platform, the UNO is the most robust board you can
More informationMercator II User Manual
Mercator II User Manual PC/104-Plus I/O Module with 2 Dual 10/100 Ethernet Switches and DIO Revision Date Comment A 11/19/2012 Initial Release A.1 5/2/13 Minor update with enhanced Ethernet description
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationREV CHANGE DESCRIPTION NAME DATE. A Release
REV CHANGE DESCRIPTION NAME DATE A Release 7-12-15 Any assistance, services, comments, information, or suggestions provided by Microchip (including without limitation any comments to the effect that the
More informationHigh-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs. I.K. Anyiam
High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs I.K. Anyiam 1 Introduction LVDS SerDes helps to reduce radiated emissions, but does not completely eliminate them EMI prevention must
More informationREV CHANGE DESCRIPTION NAME DATE. A Release B Increased +1.2V Capacitor Value & VDD12A Cap Requirement
REV CHANGE DESCRIPTION NAME DATE A Release 1-20-16 B Increased +1.2V Capacitor Value & VDD12A Cap Requirement 1-16-17 Any assistance, services, comments, information, or suggestions provided by Microchip
More informationPIC 28 Pin Board Documentation. Update Version 5.0
PIC 28 Pin Board Documentation Update 2009.10 Version 5.0 Table of Contents PIC 28 Pin Board Documentation... 1 Table of Contents... 2 Introduction... 3 Circuit Schematic... 4 The following is the Circuit
More informationSP336E Evaluation Board Manual Rev 2.1
SP336E Evaluation Board Manual 11-23-10 Rev 2.1 Features Easy Evaluation of the SP336E Transceiver RS-232 and RS-485 Protocols Local or Remote Loop Back testing 10Mbps Differential Transmission Rates Test
More informationFlashLINK JTAG Programming Cable for PSD and upsd
USER MANUAL FlashLINK Programming Cable for PSD and upsd FEATURES Allows PC or Notebook parallel port to program upsd and PSD devices using PSDsoft Express software development tool. Supports IEEE 49.
More informationMSP430AFE253 Development Board (CL-MSPDB-AFE) User Guide
MSP430AFE253 Development Board (CL-MSPDB-AFE) User Guide www.cascologix.com Page 1 Table of Contents 1 Revision History...3 2 Features...3 3 Board Features...4 3.1 Mini USB Connector...4 3.2 External Power
More informationTN-5308 Quick Installation Guide
TN-5308 Quick Installation Guide Moxa ToughNet Switch Edition 6.0, February 2017 Technical Support Contact Information www.moxa.com/support Moxa Americas: Toll-free: 1-888-669-2872 Tel: 1-714-528-6777
More information82541ER/PI Schematic Checklist (Version 2.0)
82541ER/PI Schematic Checklist (Version 2.0) Project Name Fab Revision Date Designer Intel Contact Reviewer SECTION CHECK ITEMS REMARKS DONE COMMENTS Completed by: Design Engineer Name: General Obtain
More informationTable 1 summarizes the supported device attribute differences between KSZ9021RN and KSZ9031RNX PHY devices. Device Attribute KSZ9021RN KSZ9031RNX
to Migration Guide Rev. 1.1 Introduction This document summarizes the hardware pin and software register differences for migrating from an existing board design using the PHY to a new board design using
More informationEvaluation Board for AD5590 EVAL-AD5590
Evaluation Board for AD5590 EVAL-AD5590 FEATURES Full-featured evaluation board for the AD5590 USB interface PC software for register programming Various reference voltages available Standalone operation
More informationPLC CommuniCations In This Chapter...
PL ommunications In This hapter... Introduction... PL ommunication Ports Specifications... LE Status Indicators... Steps to Using the LIK PL ommunications... Typical ommunications pplications... W-: om
More informationCEIBO FE-5111 Development System
CEIBO FE-5111 Development System Development System for Atmel W&M T89C5111 Microcontrollers FEATURES Emulates Atmel W&M T89C5111 4K Code Memory Real-Time Emulation and Trace Frequency up to 33MHz/5V ISP
More information