Deduction at Scale. Monday, March 7. The Organizers/Jochen Essl Welcome/Logistics 09:00 09:30
|
|
|
- Hector Paul
- 5 years ago
- Views:
Transcription
1 Deduction at Scale Monday, March 7 The Organizers/Jochen Essl Welcome/Logistics Chair: Andre Platzer Ina Schaefer Compositional Verification of Software Product Families Stephan Merz The TLA+ Proof System Chair: Florian Lonsing Tommi Junttila SAT Solving in Grids: Randomization, Partitioning, and Clause Learning Armin Biere Unhiding Redundancy in SAT Leonardo de Moura Universal Z3, a model finder for quantified SMT formulas Chair: Ina Schaefer 14:00 14:30 Nikolaj Bjorner Scaling SMT Solving for Applications Sanjit A. Seshia 14:35 15:05 Voting Machines and Automotive Software: Explorations with SMT at Scale Jasmin Christian Blanchette 15:10 15:40 Sledgehammer Hell: The Day after Judgment Chair: Konstantin Korovin Christoph Weidenbach The Model Based Car Lifecycle A Challenge to Automated Reasoning Franz Baader Small is Again Beautiful in Description Logics Ian Horrocks Searching for the Holy Grail
2 Tuesday, March 8 Chair: Krystof Hoder Martin Gebser Answer Set Programming, the Solving Paradigm for Knowledge Representation and Reasoning Ilkka Niemela Integrating Answer Set Programming and Satisfiability Modulo Theories Patrick Wischnewski YAGO++ Query Answering Chair: Martin Gebser Ulrich Furbach Deduction Based Question Answering Krystof Hoder Sine Qua Non for Large Theory Reasoning Stephan Schulz First Order Deduction for Large Knowledge Bases Chair: Sascha Boehme 14:00 14:30 Josef Urban Large Formal Libraries: Birthplace of Strong AI? 14:35 15:05 Piotr Rudnicki On the Integrity of a Repository of Formal Mathematics 15:10 15:40 Photo Chair: Rusica Piskac Paul B. Jackson Improved techniques for proving non linear real arithmetic problems Philippe Suter Satisfiability Modulo Computable Functions Andre Platzer Quantified Differential Dynamic Logic for Distributed Hybrid Systems
3 Wednesday, March 9 Chair: Dejan Jovanovic Vladimir Klebanov You are in a twisty maze of proofs, all alike Natasha Sharygina An efficient and flexible approach to resolution proof reduction Florian Lonsing Preprocessing QBF: Failed Literals and Quantified Blocked Clause Elimination 11:35 12:00 Chair: Patrick Wischnewski Laura Kovacs Experiments with Invariant Generation Using a Saturation Theorem Prover Adnan Darwiche Logic and Probability: The Computational Connection 12:00 13:00 Lunch 13:00 17:00 Trip to Tegernsee 17:30 18:30 Guided Tour of Ringberg Castle
4 Thursday, March 10 Chair: Jasmin Christian Blanchette Konstantin Korovin Labelled Unit Superposition for Instantiation based Reasoning Andrei Voronkov Propositional Variables and Splitting in a First Order Theorem Prover Adnan Darwiche Logic and Probability: The Computational Connection Chair: Laura Kovacs Albert Oliveras Cumulative Scheduling and Pseudo Boolean Constraints Bruno Dutertre Challenging Problems for Yices Dejan Jovanovic Sharing is Caring: Combination of Theories Chair: Philippe Suter 14:00 14:30 Alberto Griggio Efficient Interpolant Generation in Satisfiability Modulo Linear Integer Arithmetic 14:35 15:05 Deepak Kapur A Quantifier Elimination Heuristic for Octagonal Constraints 15:10 15:40 Philipp Ruemmer Beyond Quantifier Free Interpolation in Extensions of Presburger Arithmetic Chair: Harald Zankl Reiner Hähnle Implementing a partial evaluator via a software verification tool Sascha Böhme Low level code and high level theorems Tobias Nipkow Verified efficient enumeration of graphs modulo isomorphism
5 Friday, March 11 Chair: Philipp Ruemmer Harald Zankl Labelings for Decreasing Diagrams Jürgen Giesl Modular Termination Analysis for Java Bytecode by Term Rewriting Ruzica Piskac Decision Procedures for Automating Termination Proofs Dejan Jovanovic Cutting to the Chase: Solving Linear Integer Arithmetic Geoff Sutcliffe SPASS XDB Automated Reasoning with World Knowledge 12:05 Lunch
Capability Discovery for Automated Reasoning Systems
Kalpa Publications in Computing Volume 1, 2017, Pages 113 118 LPAR-21S: IWIL Workshop and LPAR Short Presentations Capability Discovery for Automated Reasoning Systems Alexander Steen 1, Max Wisniewski
Reasoning About Loops Using Vampire
EPiC Series in Computing Volume 38, 2016, Pages 52 62 Proceedings of the 1st and 2nd Vampire Workshops Reasoning About Loops Using Vampire Laura Kovács and Simon Robillard Chalmers University of Technology,
Invariant Generation in Vampire
Invariant Generation in Vampire Kryštof Hoder 1,LauraKovács 2, and Andrei Voronkov 1 1 University of Manchester 2 TU Vienna Abstract. This paper describes a loop invariant generator implemented in the
Isabelle/HOL:Selected Features and Recent Improvements
/: Selected Features and Recent Improvements webertj@in.tum.de Security of Systems Group, Radboud University Nijmegen February 20, 2007 /:Selected Features and Recent Improvements 1 2 Logic User Interface
OpenSMT2: An SMT Solver for Multi-Core and Cloud Computing
OpenSMT2: An SMT Solver for Multi-Core and Cloud Computing Antti E. J. Hyvärinen, Matteo Marescotti, Leonardo Alt, and Natasha Sharygina Faculty of Informatics, University of Lugano Via Giuseppe Buffi
Towards certification of TLA + proof obligations with SMT solvers
Towards certification of TLA + proof obligations with SMT solvers Stephan Merz and Hernán Vanzetto INRIA Nancy Grand-Est & LORIA Nancy, France Abstract TLA + is a formal specification language that is
Tree Interpolation in Vampire
Tree Interpolation in Vampire Régis Blanc 1, Ashutosh Gupta 2, Laura Kovács 3, and Bernhard Kragl 4 1 EPFL 2 IST Austria 3 Chalmers 4 TU Vienna Abstract. We describe new extensions of the Vampire theorem
DPLL(Γ+T): a new style of reasoning for program checking
DPLL(Γ+T ): a new style of reasoning for program checking Dipartimento di Informatica Università degli Studi di Verona Verona, Italy June, 2011 Motivation: reasoning for program checking Program checking
Lecture. Tutorial. Term Rewriting Systems. Tuesdays and Thursdays 16:40 18:10 (Rafael Peñaloza) Wednesdays 14:50 16:20 (Marcel Lippmann)
Term Rewriting Systems Lecture Tuesdays and Thursdays 16:40 18:10 (Rafael Peñaloza) Tutorial Wednesdays 14:50 16:20 (Marcel Lippmann) http://lat.inf.tu-dresden.de/teaching/ss2014/trs/ Dresden, SS 2014
CAV Verification Mentoring Workshop 2017 SMT Solving
CAV Verification Mentoring Workshop 2017 SMT Solving Alberto Griggio Fondazione Bruno Kessler Trento, Italy The SMT problem Satisfiability Modulo Theories Given a (quantifier-free) FOL formula and a (decidable)
Symbolic and Concolic Execution of Programs
Symbolic and Concolic Execution of Programs Information Security, CS 526 Omar Chowdhury 10/7/2015 Information Security, CS 526 1 Reading for this lecture Symbolic execution and program testing - James
Interaction versus Automation: The two Faces of Deduction
09411 Abstracts Collection Interaction versus Automation: The two Faces of Deduction Dagstuhl Seminar Thomas Ball 1, Jürgen Giesl 2, Reiner Hähnle 3 and Tobias Nipkow 4 1 Microsoft Corp. - Redmond, USA
Yices 1.0: An Efficient SMT Solver
Yices 1.0: An Efficient SMT Solver SMT-COMP 06 Leonardo de Moura (joint work with Bruno Dutertre) {demoura, bruno}@csl.sri.com. Computer Science Laboratory SRI International Menlo Park, CA Yices: An Efficient
Experimenting with SAT solvers in Vampire?
Experimenting with SAT solvers in Vampire? Armin Biere 1, Ioan Dragan 2, Laura Kovács 2,3, and Andrei Voronkov 4 1 Johannes Kepler University, Linz, Austria 2 Vienna University of Technology, Vienna, Austria
SPASS Version 3.5. Christoph Weidenbach, Dilyana Dimova, Arnaud Fietzke, Rohit Kumar, Martin Suda, and Patrick Wischnewski
SPASS Version 3.5 Christoph Weidenbach, Dilyana Dimova, Arnaud Fietzke, Rohit Kumar, Martin Suda, and Patrick Wischnewski Max-Planck-Institut für Informatik, Campus E1 4 D-66123 Saarbrücken spass@mpi-inf.mpg.de
Some Thoughts About FOL-Translations in Vampire
Some Thoughts About FOL-Translations in Vampire University of Manchester, Manchester, U.K. giles.reger@manchester.ac.uk Abstract It is a common approach when faced with a reasoning problem to translate
The SMT-LIB Standard Version 2.0
The SMT-LIB Standard Version 2.0 Clark Barrett 1 Aaron Stump 2 Cesare Tinelli 2 1 New York University, barrett@cs.nyu.edu 2 University of Iowa, astump tinelli@cs.uiowa.edu Abstract The SMT-LIB initiative
Integration of SMT Solvers with ITPs There and Back Again
Integration of SMT Solvers with ITPs There and Back Again Sascha Böhme and University of Sheffield 7 May 2010 1 2 Features: SMT-LIB vs. Yices Translation Techniques Caveats 3 4 Motivation Motivation System
arxiv: v1 [cs.lo] 11 Apr 2017
![arxiv: v1 [cs.lo] 11 Apr 2017](/thumbs/72/66650381.jpg "arxiv: v1 [cs.lo] 11 Apr 2017")
Testing a Saturation-Based Theorem Prover: Experiences and Challenges (Extended Version) Giles Reger 1, Martin Suda 2, and Andrei Voronkov 1,3,4 arxiv:1704.03391v1 [cs.lo] 11 Apr 2017 1 University of Manchester,
Lost in translation. Leonardo de Moura Microsoft Research. how easy problems become hard due to bad encodings. Vampire Workshop 2015
Lost in translation how easy problems become hard due to bad encodings Vampire Workshop 2015 Leonardo de Moura Microsoft Research I wanted to give the following talk http://leanprover.github.io/ Automated
Proceedings of the 9th International Workshop on Satisfiability Modulo Theories (SMT) 2011
Proceedings of the 9th International Workshop on Satisfiability Modulo Theories (SMT) 2011 Shuvendu Lahiri, Ed. Sanjit A. Seshia, Ed. Electrical Engineering and Computer Sciences University of California
Satisfiability Modulo Theories: ABsolver
Satisfiability Modulo Theories: ABsolver Michael Tautschnig Joint work with: Andreas Bauer Martin Leucker Christian Schallhart Michael Tautschnig 1 Outline 1. Introduction Michael Tautschnig 2 Outline
SMT Solvers for Verification and Synthesis. Andrew Reynolds VTSA Summer School August 1 and 3, 2017
SMT Solvers for Verification and Synthesis Andrew Reynolds VTSA Summer School August 1 and 3, 2017 Acknowledgements Thanks to past and present members of development team of CVC4: Cesare Tinelli, Clark
Efficient Circuit to CNF Conversion
Efficient Circuit to CNF Conversion Panagiotis Manolios and Daron Vroon College of Computing, Georgia Institute of Technology, Atlanta, GA, 30332, USA http://www.cc.gatech.edu/home/{manolios,vroon} Abstract.
Deductive Methods, Bounded Model Checking
Deductive Methods, Bounded Model Checking http://d3s.mff.cuni.cz Pavel Parízek CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics Deductive methods Pavel Parízek Deductive Methods, Bounded
Towards a Rich Model Toolkit An Infrastructure for Reliable Computer Systems
http://richmodels.org Towards a Rich Model Toolkit An Infrastructure for Reliable Computer Systems The objective of the Action is making automated reasoning techniques and tools applicable to a wider range
Evaluation of SAT like Proof Techniques for Formal Verification of Word Level Circuits
Evaluation of SAT like Proof Techniques for Formal Verification of Word Level Circuits André Sülflow Ulrich Kühne Robert Wille Daniel Große Rolf Drechsler Institute of Computer Science University of Bremen
Yices 1.0: An Efficient SMT Solver
Yices 1.0: An Efficient SMT Solver AFM 06 Tutorial Leonardo de Moura (joint work with Bruno Dutertre) {demoura, bruno}@csl.sri.com. Computer Science Laboratory SRI International Menlo Park, CA Yices: An
EasyChair Preprint. A FOOLish Encoding of the Next State Relations of Imperative Programs
EasyChair Preprint 98 A FOOLish Encoding of the Next State Relations of Imperative Programs Evgenii Kotelnikov, Laura Kovács and Andrei Voronkov EasyChair preprints are intended for rapid dissemination
The Barcelogic SMT Solver
The Barcelogic SMT Solver Tool Paper Miquel Bofill 1, Robert Nieuwenhuis 2, Albert Oliveras 2, Enric Rodríguez-Carbonell 2, and Albert Rubio 2 1 Universitat de Girona 2 Technical University of Catalonia,
TFF1: The TPTP Typed First-Order Form with Rank-1 Polymorphism
TFF1: The TPTP Typed First-Order Form with Rank-1 Polymorphism Jasmin Christian Blanchette 1 and Andrei Paskevich 2,3 1 Fakultät für Informatik, Technische Universität München, Germany 2 LRI, Université
The Design and Implementation of the Model Constructing Satisfiability Calculus
The Design and Implementation of the Model Constructing Satisfiability Calculus Dejan Jovanović New York University Clark Barrett New York University Leonardo de Moura Microsoft Research Abstract We present
Instantiation and Pretending to be an SMT Solver with VAMPIRE
Instantiation and Pretending to be an SMT Solver with VAMPIRE Giles Reger 1, Martin Suda 2, and Andrei Voronkov 1,3,4 1 University of Manchester, Manchester, UK 2 TU Wien, Vienna, Austria 3 Chalmers University
Encoding First Order Proofs in SMT
Encoding First Order Proofs in SMT Jeremy Bongio Cyrus Katrak Hai Lin Christopher Lynch Ralph Eric McGregor June 4, 2007 Abstract We present a method for encoding first order proofs in SMT. Our implementation,
Playing with Vampire: the dark art of theorem proving
Playing with Vampire: the dark art of theorem proving Laura Kovács and Martin Suda Vienna University of Technology RiSE & LogiCS Spring School on Logic and Verification Vampire is...... an automated theorem
System Description: iprover An Instantiation-Based Theorem Prover for First-Order Logic
System Description: iprover An Instantiation-Based Theorem Prover for First-Order Logic Konstantin Korovin The University of Manchester School of Computer Science korovin@cs.man.ac.uk Abstract. iprover
SAT/SMT summer school 2015 Introduction to SMT
SAT/SMT summer school 2015 Introduction to SMT Alberto Griggio Fondazione Bruno Kessler Trento, Italy Some material courtesy of Roberto Sebastiani and Leonardo de Moura Outline Introduction The DPLL(T)
Efficiently Solving Bit-Vector Problems Using Model Checkers
Efficiently Solving Bit-Vector Problems Using Model Checkers Andreas Fröhlich, Gergely Kovásznai, Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria Abstract
Yices 2.2. Bruno Dutertre. Computer Science Laboratory, SRI International, 333 Ravenswood Avenue, Menlo Park, CA 94025, USA
Yices 2.2 Bruno Dutertre Computer Science Laboratory, SRI International, 333 Ravenswood Avenue, Menlo Park, CA 94025, USA bruno@csl.sri.com Abstract. Yices is an SMT solver developed by SRI International.
SAT, SMT and QBF Solving in a Multi-Core Environment
SAT, SMT and QBF Solving in a Multi-Core Environment Bernd Becker Tobias Schubert Faculty of Engineering, Albert-Ludwigs-University Freiburg, 79110 Freiburg im Breisgau, Germany {becker schubert}@informatik.uni-freiburg.de
Laboratory for Automated Reasoning and Analysis
http://lara.epfl.ch Laboratory for Automated Reasoning and Analysis Viktor Kuncak Assistant Professor, IC a project: http://javaverification.org ongoing class: http://richmodels.org/lat Spring, will be
Automatic Proof and Disproof in Isabelle/HOL
Automatic Proof and Disproof in Isabelle/HOL Jasmin Blanchette, Lukas Bulwahn, Tobias Nipkow Fakultät für Informatik TU München 1 Introduction 2 Isabelle s Standard Proof Methods 3 Sledgehammer 4 Quickcheck:
Logik für Informatiker Logic for computer scientists
Logik für Informatiker for computer scientists WiSe 2011/12 Overview Motivation Why is logic needed in computer science? The LPL book and software Scheinkriterien Why is logic needed in computer science?
VS 3 : SMT Solvers for Program Verification
VS 3 : SMT Solvers for Program Verification Saurabh Srivastava 1,, Sumit Gulwani 2, and Jeffrey S. Foster 1 1 University of Maryland, College Park, {saurabhs,jfoster}@cs.umd.edu 2 Microsoft Research, Redmond,
Decision Procedures for Recursive Data Structures with Integer Constraints
Decision Procedures for Recursive Data Structures with Ting Zhang, Henny B Sipma, Zohar Manna Stanford University tingz,sipma,zm@csstanfordedu STeP Group, June 29, 2004 IJCAR 2004 - p 1/31 Outline Outline
Generating Small Countermodels. Andrew Reynolds Intel August 30, 2012
Generating Small Countermodels using SMT Andrew Reynolds Intel August 30, 2012 Acknowledgements Intel Corporation AmitGoel, Sava Krstic University of Iowa Cesare Tinelli, Francois Bobot New York University
LOGIC AND DISCRETE MATHEMATICS
LOGIC AND DISCRETE MATHEMATICS A Computer Science Perspective WINFRIED KARL GRASSMANN Department of Computer Science University of Saskatchewan JEAN-PAUL TREMBLAY Department of Computer Science University
QuteSat. A Robust Circuit-Based SAT Solver for Complex Circuit Structure. Chung-Yang (Ric) Huang National Taiwan University
QuteSat A Robust Circuit-Based SAT Solver for Complex Circuit Structure Chung-Yang (Ric) Huang National Taiwan University To appear: DATE 27 2/1/27 Fact Sheet (Background) Boolean Satisfiability (SAT)
Lemmas on Demand for Lambdas
Lemmas on Demand for Lambdas Mathias Preiner, Aina Niemetz and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler University, Linz, Austria http://fmv.jku.at/ DIFTS Workshop
From Z3 to Lean, Efficient Verification
From Z3 to Lean, Efficient Verification Turing Gateway to Mathematics, 19 July 2017 Leonardo de Moura, Microsoft Research Joint work with Nikolaj Bjorner and Christoph Wintersteiger Satisfiability Solution/Model
OpenSMT2. A Parallel, Interpolating SMT Solver. Antti Hyvärinen, Matteo Marescotti, Leonardo Alt, Sepideh Asadi, and Natasha Sharygina
OpenSMT2 A Parallel, Interpolating SMT Solver Antti Hyvärinen, Matteo Marescotti, Leonardo Alt, Sepideh Asadi, and Natasha Sharygina Why another SMT solver? Model checking OpenSMT Interpolation Parallel
Lemmas on Demand for the Extensional Theory of Arrays
Lemmas on Demand for the Extensional Theory of Arrays Robert Brummayer Armin Biere Institute for Formal Models and Verification Johannes Kepler University, Linz, Austria ABSTRACT Categories and Subject
Parameter Synthesis with IC3
Parameter Synthesis with IC3 Alessandro Cimatti Email: cimatti@fbk.eu Alberto Griggio Email: griggio@fbk.eu Sergio Mover Email: mover@fbk.eu Stefano Tonetta Email: tonettas@fbk.eu Abstract Parametric systems
CVC4. 2 University of Iowa
CVC4 Clark Barrett 1, Christopher L. Conway 1, Morgan Deters 1, Liana Hadarean 1, Dejan Jovanović 1, Tim King 1, Andrew Reynolds 2, and Cesare Tinelli 2 1 New York University 2 University of Iowa Abstract.
Automated Theorem Proving in a First-Order Logic with First Class Boolean Sort
Thesis for the Degree of Licentiate of Engineering Automated Theorem Proving in a First-Order Logic with First Class Boolean Sort Evgenii Kotelnikov Department of Computer Science and Engineering Chalmers
The KeY System 1.0 (Deduction Component)
The KeY System 1.0 (Deduction Component) Bernhard Beckert, Martin Giese, Reiner Hähnle, Vladimir Klebanov, Philipp Rümmer, Steffen Schlager, and Peter H. Schmitt www.key-project.org Abstract. The KeY system
Numerical Computations and Formal Methods
Program verification Formal arithmetic Decision procedures Proval, Laboratoire de Recherche en Informatique INRIA Saclay IdF, Université Paris Sud, CNRS October 28, 2009 Program verification Formal arithmetic
Challenging Problems for Yices
Challenging Problems for Yices Bruno Dutertre, SRI International Deduction at Scale Seminar March, 2011 SMT Solvers at SRI 2000-2004: Integrated Canonizer and Solver (ICS) Based on Shostak s method + a
Model Checking Revision: Model Checking for Infinite Systems Revision: Traffic Light Controller (TLC) Revision: 1.12
Model Checking mc Revision:.2 Model Checking for Infinite Systems mc 2 Revision:.2 check algorithmically temporal / sequential properties fixpoint algorithms with symbolic representations: systems are
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS Mathias Preiner, Aina Niemetz and Armin Biere Institute for Formal Models and Verification (FMV) Johannes Kepler University, Linz, Austria http://fmv.jku.at/ TACAS
Satisfiability Modulo Theories. DPLL solves Satisfiability fine on some problems but not others
DPLL solves Satisfiability fine on some problems but not others DPLL solves Satisfiability fine on some problems but not others Does not do well on proving multipliers correct pigeon hole formulas cardinality
arxiv: v1 [cs.lo] 11 Nov 2010
![arxiv: v1 [cs.lo] 11 Nov 2010](/thumbs/94/118461658.jpg "arxiv: v1 [cs.lo] 11 Nov 2010")
Verifying Safety Properties With the TLA + Proof System Kaustuv Chaudhuri 1, Damien Doligez 2, Leslie Lamport 3, and Stephan Merz 4 arxiv:1011.2560v1 [cs.lo] 11 Nov 2010 1 Overview 1 INRIA Saclay, France,kaustuv.chaudhuri@inria.fr
Integration of SMT-LIB Support into Maple
Integration of SMT-LIB Support into Maple SMT-CAS Integration Some SMT solvers presently incorporate computer algebra techniques in their theory solvers. Examples: verit [3], SMT-RAT [4] Alternate avenue
Formalization of Incremental Simplex Algorithm by Stepwise Refinement
Formalization of Incremental Simplex Algorithm by Stepwise Refinement Mirko Spasić, Filip Marić Faculty of Mathematics, University of Belgrade FM2012, 30. August 2012. Overview 1 Introduction 2 Approach
Language and Proofs for Higher-Order SMT (Work in Progress)
Language and Proofs for Higher-Order SMT (Work in Progress) Haniel Barbosa Jasmin Christian Blanchette Simon Cruanes Daniel El Ouraoui Pascal Fontaine University of Lorraine, CNRS, Inria, and LORIA, Nancy,
Leonardo de Moura and Nikolaj Bjorner Microsoft Research
Leonardo de Moura and Nikolaj Bjorner Microsoft Research A Satisfiability Checker with built-in support for useful theories Z3 is a solver developed at Microsoft Research. Development/Research driven by
Nenofar: A Negation Normal Form SMT Solver
Nenofar: A Negation Normal Form SMT Solver Combining Non-Clausal SAT Approaches with Theories Philippe Suter 1, Vijay Ganesh 2, Viktor Kuncak 1 1 EPFL, Switzerland 2 MIT, USA Abstract. We describe an implementation
Proceedings of the 12th International Workshop on Automated Verification of Critical Systems (AVoCS 2012)
Electronic Communications of the EASST Volume 53 (2012) Proceedings of the 12th International Workshop on Automated Verification of Critical Systems (AVoCS 2012) Harnessing SMT Solvers for TLA + Proofs
Deductive Program Verification with Why3
Deductive Program Verification with Why3 Jean-Christophe Filliâtre CNRS Mathematical Structures of Computation Formal Proof, Symbolic Computation and Computer Arithmetic Lyon, February 2014 definition
HySAT. what you can use it for how it works example from application domain final remarks. Christian Herde /12
CP2007: Presentation of recent CP solvers HySAT what you can use it for how it works example from application domain final remarks Christian Herde 25.09.2007 /2 What you can use it for Satisfiability checker
Evaluating the SMT-LIB repository as a benchmark source for software verification
Erasusmus Mundus Summer School 30th June 2015 Evaluating the SMT-LIB repository as a benchmark source for software verification Andrew Healy, MSc Computer Science (by Research) Maynooth University, Ireland
An Introduction to Satisfiability Modulo Theories
An Introduction to Satisfiability Modulo Theories Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se February 13, 2019 1/28 Outline From theory... From DPLL to DPLL(T) Slides courtesy of Alberto
Verification of Fault-Tolerant Protocols with Sally
Verification of Fault-Tolerant Protocols with Sally Bruno Dutertre, Dejan Jovanović, and Jorge A. Navas Computer Science Laboratory, SRI International Abstract. Sally is a model checker for infinite-state
Lingva: Generating and Proving Program Properties using Symbol Elimination
Lingva: Generating and Proving Program Properties using Symbol Elimination Ioan Dragan 1 and Laura Kovács 2 1 TU Vienna 2 Chalmers Abstract. We describe the Lingva tool for generating and proving complex
Complete Instantiation of Quantified Formulas in Satisfiability Modulo Theories. ACSys Seminar
Complete Instantiation of Quantified Formulas in Satisfiability Modulo Theories Yeting Ge Leonardo de Moura ACSys Seminar 2008.12 Motivation SMT solvers have been successful Quantified smt formulas are
Model Checking Parallel Programs with Inputs
Model Checking Parallel Programs with Inputs Jiří Barnat, Petr Bauch and Vojtěch Havel 12 February 2014 Barnat et. al. (ParaDiSe) Control Explicit Data Symbolic 1 / 23 Motivation: Parallel Software Verification
Proofs and Proof Certification in the TLA + Proof System
Proofs and Proof Certification in the TLA + Proof System Stephan Merz Inria Nancy Grand-Est & LORIA, Villers-lès-Nancy, France Abstract TLA + is a specification language originally designed for specifying
Formally Certified Satisfiability Solving
SAT/SMT Proof Checking Verifying SAT Solver Code Future Work Computer Science, The University of Iowa, USA April 23, 2012 Seoul National University SAT/SMT Proof Checking Verifying SAT Solver Code Future
A Decision Procedure for (Co)datatypes in SMT Solvers. Andrew Reynolds Jasmin Christian Blanchette IJCAI sister conference track, July 12, 2016
A Decision Procedure for (Co)datatypes in SMT Solvers Andrew Reynolds Jasmin Christian Blanchette IJCAI sister conference track, July 12, 2016 Satisfiability Modulo Theories (SMT) Solvers Software Verification
Mechanically-Verified Validation of Satisfiability Solvers
Mechanically-Verified Validation of Satisfiability Solvers Nathan Wetzler The University of Texas at Austin Dissertation Proposal October 18, 2013 Outline Motivation and Proposal Satisfiability and Proofs
EECS 219C: Formal Methods Binary Decision Diagrams (BDDs) Sanjit A. Seshia EECS, UC Berkeley
EECS 219C: Formal Methods Binary Decision Diagrams (BDDs) Sanjit A. Seshia EECS, UC Berkeley Boolean Function Representations Syntactic: e.g.: CNF, DNF (SOP), Circuit Semantic: e.g.: Truth table, Binary
SAT-Based Techniques for Integer Linear Constraints
EPiC Series in Computer Science Volume 36, 2015, Pages 1 13 GCAI 2015. Global Conference on Artificial Intelligence SAT-Based Techniques for Integer Linear Constraints Robert Nieuwenhuis Technical University
SAT Solver and its Application to Combinatorial Problems
SAT Solver and its Application to Combinatorial Problems Naoyuki Tamura Kobe University 2014 December 14th, 2014 1 / 46 Contents 1 SAT Problems and SAT Solvers SAT Problems SAT Solvers Don Knuth s TAOCP
Solving Quantified Verification Conditions using Satisfiability Modulo Theories
Solving Quantified Verification Conditions using Satisfiability Modulo Theories Yeting Ge 1, Clark Barrett 1, and Cesare Tinelli 2 1 New York University, yeting barrett@cs.nyu.edu 2 The University of Iowa,
LEARNING TO INSTANTIATE QUANTIFIERS
LEARNING TO INSTANTIATE QUANTIFIERS Armin Biere 1 joint work with Mathias Preiner 1,2, Aina Niemetz 1,2 TACAS 17, SMT 17, PhD Thesis Mathias Preiner in 2017 1 Johannes Kepler University Linz 2 Stanford
MATHEMATICAL STRUCTURES FOR COMPUTER SCIENCE
MATHEMATICAL STRUCTURES FOR COMPUTER SCIENCE A Modern Approach to Discrete Mathematics SIXTH EDITION Judith L. Gersting University of Hawaii at Hilo W. H. Freeman and Company New York Preface Note to the
Practical Aspects of Automated Deduction for Program Verification
Practical Aspects of Automated Deduction for Program Verification Wolfgang Ahrendt, Bernhard Beckert, Martin Giese, Philipp Rümmer Software is vital for modern society. It is used in many safety- or security-critical
Interactive Theorem Proving in Higher-Order Logics
Interactive Theorem Proving in Higher-Order Logics Partly based on material by Mike Gordon, Tobias Nipkow, and Andrew Pitts Jasmin Blanchette Automatic Interactive What are proof assistants? Proof assistants
Practical Course: SMT Solving
Practical Course: SMT Solving Introductory Meeting Erika Ábrahám, Florian Corzilius, Gereon Kremer Summer term 2015 Theory of Hybrid Systems - Practical Course: SMT Solving 1 / 12 Satisfiability Checking
An Alldifferent Constraint Solver in SMT
An Alldifferent Constraint Solver in SMT Milan Banković and Filip Marić Faculty of Mathematics, University of Belgrade (milan filip)@matf.bg.ac.rs May 16, 2010 Abstract The finite domain alldifferent constraint,
CSE 20 DISCRETE MATH. Winter
CSE 20 DISCRETE MATH Winter 2017 http://cseweb.ucsd.edu/classes/wi17/cse20-ab/ Final exam The final exam is Saturday March 18 8am-11am. Lecture A will take the exam in GH 242 Lecture B will take the exam
Revisiting Enumerative Instantiation
Consistent * Complete * Well Documented * Easy to Reuse * * Evaluated * TACAS * Artifact * AEC Revisiting Enumerative Instantiation Andrew Reynolds, 1 Haniel Barbosa 1,2 and Pascal Fontaine 2 1 University
Encoding TLA + set theory into many-sorted first-order logic
Encoding TLA + set theory into many-sorted first-order logic Stephan Merz and Hernán Vanzetto Inria, Villers-lès-Nancy, F-54600, France Université de Lorraine, LORIA, UMR 7503, Vandoeuvre-lès-Nancy, F-54506,
Deductive Program Verification with Why3, Past and Future
Deductive Program Verification with Why3, Past and Future Claude Marché ProofInUse Kick-Off Day February 2nd, 2015 A bit of history 1999: Jean-Christophe Filliâtre s PhD Thesis Proof of imperative programs,
argo-lib: A Generic Platform for Decision Procedures
argo-lib: A Generic Platform for Decision Procedures Filip Marić 1 and Predrag Janičić 2 1 e-mail: filip@matf.bg.ac.yu 2 e-mail: janicic@matf.bg.ac.yu Faculty of Mathematics, University of Belgrade Studentski
Knowledge Engineering for Large Ontologies with Sigma KEE 3.0
Knowledge ngineering for Large Ontologies with Sigma K 3.0 Adam Pease 1 and Stephan Schulz 2 1 Articulate Software, apease@articulatesoftware.com 2 Institut für Informatik, Technische Universität München,
Improving Coq Propositional Reasoning Using a Lazy CNF Conversion
Using a Lazy CNF Conversion Stéphane Lescuyer Sylvain Conchon Université Paris-Sud / CNRS / INRIA Saclay Île-de-France FroCoS 09 Trento 18/09/2009 Outline 1 Motivation and background Verifying an SMT solver
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS
COUNTEREXAMPLE-GUIDED MODEL SYNTHESIS Mathias Preiner?y, Aina Niemetz?y and Armin Biere?? Johannes Kepler University y Stanford University SMT Workshop July 22-23, 2017 Heidelberg, Germany Introduction
URBiVA: Uniform Reduction to Bit-Vector Arithmetic
URBiVA: Uniform Reduction to Bit-Vector Arithmetic Filip Marić and Predrag Janičić Faculty of Mathematics, Studentski trg 16, 11000 Belgrade, Serbia filip@matf.bg.ac.rs janicic@matf.bg.ac.rs Abstract.
SMT solvers for Rodin
SMT solvers for Rodin David Déharbe 1, Pascal Fontaine 2, Yoann Guyot 3, and Laurent Voisin 3 1 Universidade Federal do Rio Grande do Norte, Natal, RN, Brazil david@dimap.ufrn.br 2 University of Nancy