MC100EP16VT. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing and Internal Input Termination

Size: px

Start display at page:

Download "MC100EP16VT. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing and Internal Input Termination"

Andrew Riley
5 years ago
Views:

.V / 5V ECL ifferential Receiver/river with Variable Output Swing and Internal Input Termination escription The MC00EPVT is a differential receiver functionally equivalent to the 00EP with input pins

1 .V / 5V ECL ifferential Receiver/river with Variable Output Swing and Internal Input Termination escription The MC00EPVT is a differential receiver functionally equivalent to the 00EP with input pins controlling the amplitude of the outputs (pin ) and providing an internal termination network (pin 4). The V CTRL input pin controls the output amplitude of the EPVT and is referenced to. ( Figure 4.) The operational range of the V CTRL input is from V BB (a supply at.4 V, maximum output amplitude) to (minimum output amplitude). V BB is an externally supplied voltage equal to.4 V ( Figures and Figure ). A variable resistor between and V BB, with the wiper driving V CTRL, can control the output amplitude. Typical application circuits and a V CTRL Voltage vs. Output Amplitude graph are described in this data sheet. When left open, the V CTRL pin will be internally pulled down to and operate as a standard EP, with 00% output amplitude. The V TT input pin offers an internal termination network for a line impedance environment, shown in Figure. For further reference, see Application Note AN00, Termination of ECL Logic evices. Input considerations are required for and under no signal conditions to prevent instability. Special considerations are required for differential inputs under No Signal conditions to prevent instability. Features 0 ps Propagation elay Maximum Frequency > 4 GHz Typical ( Graph) The 00 Series Contains Temperature Compensation PECL Mode Operating Range: =.0 V to 5.5 V with = 0 V NECL Mode Operating Range: = 0 V with =.0 V to 5.5 V Open Input efault State Internal Termination Resistor Pb Free Packages are Available SOIC SUFFIX CASE 5 TSSOP T SUFFIX CASE 94R A L Y W M FN MN SUFFIX CASE 50AA MARKING IAGRAMS* KP ALYW = Assembly Location = Wafer Lot = Year = Work Week = ate Code = Pb Free Package *For additional marking information, refer to Application Note AN00/. KEP ALYW I M 4 (Note: Microdot may be in either location) ORERING INFORMATION detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet. Semiconductor Components Industries, LLC, 00 August, 00 Rev. 4 Publication Order Number: MC00EPVT/

2 Table. PIN ESCRIPTION V CTRL PIN FUNCTION, ECL ata Inputs Q Q, Q ECL ata Outputs V CTRL * Output Swing Control Q V TT Termination Supply Positive Supply Negative Supply V TT 4 5 Figure. Lead Pinout (Top View) and Logic iagram EP (FN only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GN) or leave unconnected, floating open. * Pin will default LOW when left open. Table. ATTRIBUTES Characteristics Value Value Internal Input Pulldown Resistor Internal Input Pullup Resistor ES Protection Human Body Model Machine Model Charged evice Model 5 k N/A > 4 kv > 00 V > kv Moisture Sensitivity, Indefinite Time Out of rypack (Note ) Pb Pkg Pb Free Pkg SOIC TSSOP FN Level Level Level Level Level Level Flammability Rating Oxygen Index: to 4 UL 94 V 0.5 in Transistor Count Meets or exceeds JEEC Spec EIA/JES IC Latchup Test. For additional information, see Application Note AN00/. 40 evices

3 Table. MAXIMUM RATINGS Symbol Parameter Condition Condition Rating Unit PECL Mode Power Supply = 0 V V NECL Mode Power Supply = 0 V V V I PECL Mode Input Voltage NECL Mode Input Voltage = 0 V = 0 V V I V I V V I out Output Current Continuous Surge ma ma T A Operating Temperature Range 40 to +5 C T stg Storage Temperature Range 5 to +50 C JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm SOIC SOIC JC Thermal Resistance (Junction to Case) Standard Board SOIC 4 to 44 C/W JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm TSSOP TSSOP JC Thermal Resistance (Junction to Case) Standard Board TSSOP 4 to 44 ± 5% C/W JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm FN FN C/W C/W C/W C/W C/W C/W T sol Wave Solder Pb Pb Free < to 4 C < to 0 C 5 5 C JC Thermal Resistance (Junction to Case) (Note ) FN 5 to 40 C/W Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.. JEEC standard multilayer board SP ( signal, power) Table 4. C CHARACTERISTICS, PECL =. V, = 0 V (Note ) 40 C 5 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current ma V OH V OL Output HIGH Voltage (Max Swing) mv (Note 4) V CTRL Output LOW Voltage (Max Swing) (Note 4) V CTRL V BB mv V CTRL > V BB V CTRL = (Min Swing) V IH, Input HIGH Voltage (Single Ended) mv V IL, Input LOW Voltage (Single Ended) mv V CTRL Input Voltage (V CTRL ) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 5) V I IH Input HIGH Current (V TT Open) A I IL Input LOW Current (V TT Open) A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters vary : with. can vary +0. V to. V. 4. All loading with to.0 V. V OH does not change with V CTRL. V OL changes with V CTRL. V CTRL is referenced to. 5. V IHCMR min varies : with, V IHCMR max varies : with. The V IHCMR range is referenced to the most positive side of the differential input signal.

4 Table 5. C CHARACTERISTICS, PECL = 5.0 V, = 0 V (Note ) 40 C 5 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current ma V OH Output HIGH Voltage (Note ) > V CTRL > mv V OL Output LOW Voltage (Max Swing) (Note ) V CTRL V BB mv VCC V CTRL > V BB V CTRL = (Min Swing) V IH, Input HIGH Voltage (Single Ended) mv V IL, Input LOW Voltage (Single Ended) mv V CTRL Input Voltage (V CTRL ) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note ) V I IH Input HIGH Current (V TT Open) A I IL Input LOW Current (V TT Open) A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously.. Input and output parameters vary : with. can vary +.0 V to 0.5 V.. All loading with to.0 V. V OH does not change with V CTRL. V OL changes with V CTRL. V CTRL is referenced to.. V IHCMR min varies : with, V IHCMR max varies : with. The V IHCMR range is referenced to the most positive side of the differential input signal. 4

5 Table. C CHARACTERISTICS, NECL = 0 V; = 5.5 V to.0 V (Note 9) 40 C 5 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current ma V OH Output HIGH Voltage (Note 0) > V CTRL > mv V OL Output LOW Voltage (Max Swing) (Note 0) V CTRL V BB mv VCC V CTRL > V BB V CTRL = (Min Swing) V IH, Input HIGH Voltage (Single Ended) mv V IL, Input LOW Voltage (Single Ended) mv V CTRL Input Voltage (V CTRL ) mv V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note ) V I IH Input HIGH Current (V TT Open) A I IL Input LOW Current (V TT Open) A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 9. Input and output parameters vary : with. 0.All loading with to.0 V. V OH does not change with V CTRL. V OL changes with V CTRL. V CTRL is referenced to.. V IHCMR min varies : with, V IHCMR max varies : with. The V IHCMR range is referenced to the most positive side of the differential input signal. Table. AC CHARACTERISTICS = 0 V; =.0 V to 5.5 V or =.0 V to 5.5 V; = 0 V (Note ) 40 C 5 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit f max Maximum Toggle Frequency ( Figure. F max /JITTER) > 4 > 4 > 4 GHz t PLH, t PHL Propagation elay to Output ifferential Max Swing Min Swing t SKEW uty Cycle Skew (Note ) ps t JITTER Cycle to Cycle Jitter ( Figure. F max /JITTER) < 0. < 0. < ps ps V PP Input Voltage Swing (ifferential Configuration) (Note 4) mv t r, t f Output Rise/Fall Times Max Swing Q (0% 0%) Min Swing ps NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously..measured using a 50 mv source, 50% duty cycle clock source. All loading with to.0 V.. Skew is measured between outputs under identical transitions. uty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs. 4.V PP (min) is minimum input swing for which AC parameters are guaranteed. 5

6 OUTPUT SWING (%) VOLTS (V) V BB Figure. V CTRL (pin #) V PK PK V OH V OL Min Swing Max Swing VOLTS (V) V BB Figure. V CTRL

7 V CTRL + V CTRL V TT 4 5 Figure 4. Voltage Source Implementation, V CTRL Pin V CTRL V BB V TT 4 5 Figure 5. Alternative Implementations, V CTRL Pin V CTRL + V CTRL V V TT 4 5 Figure. Standard Termination Method, V TT Pin 4

8 V CTRL + V CTRL R T V TT V. V 4 R T Figure. Alternate Y Termination Method, V TT Pin 4 V OUTpp (mv) V Below.5 V Below.00 V Below 0.5 V Below V Below V CC 00 ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ (JITTER) FREQUENCY (MHz) Figure. F max /Jitter JITTER OUT ps (RMS) É É river evice Q Q Z o = Z o = Receiver evice V TT V TT =.0 V Figure 9. Typical Termination for Output river and evice Evaluation ( Application Note AN00/ Termination of ECL Logic evices.)

9 ORERING INFORMATION evice Package Shipping MC00EPVT SOIC 9 Units / Rail MC00EPVTG SOIC (Pb Free) 9 Units / Rail MC00EPVTR SOIC 500 / Tape & Reel MC00EPVTRG SOIC (Pb Free) 500 / Tape & Reel MC00EPVTT TSSOP 00 Units / Rail MC00EPVTTG TSSOP (Pb Free) 00 Units / Rail MC00EPVTTR TSSOP 500 / Tape & Reel MC00EPVTTRG TSSOP (Pb Free) 500 / Tape & Reel MC00EPVTMNR4 FN 000 / Tape & Reel MC00EPVTMNR4G FN (Pb Free) 000 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BR0/. Resource Reference of Application Notes AN405/ ECL Clock istribution Techniques AN40/ esigning with PECL (ECL at +5.0 V) AN50/ ECLinPS I/O SPiCE Modeling Kit AN504/ Metastability and the ECLinPS Family AN5/ Interfacing Between LVS and ECL AN/ The ECL Translator Guide AN00/ Odd Number Counters esign AN00/ Marking and ate Codes AN00/ Termination of ECL Logic evices AN0/ Interfacing with ECLinPS AN090/ AC Characteristics of ECL evices 9

10 PACKAGE IMENSIONS SOIC NB CASE 5 0 ISSUE AH Y B X A 5 4 S 0.5 (0.00) M Y M K NOTES:. IMENSIONING AN TOLERANCING PER ANSI Y4.5M, 9.. CONTROLLING IMENSION: MILLIMETER.. IMENSION A AN B O NOT INCLUE MOL PROTRUSION. 4. MAXIMUM MOL PROTRUSION 0.5 (0.00) PER SIE. 5. IMENSION OES NOT INCLUE AMBAR PROTRUSION. ALLOWABLE AMBAR PROTRUSION SHALL BE 0. (0.005) TOTAL IN EXCESS OF THE IMENSION AT MAXIMUM MATERIAL CONITION THRU 5 0 ARE OBSOLETE. NEW STANAR IS 5 0. Z H G C 0.5 (0.00) M Z Y S X S SEATING PLANE 0.0 (0.004) N X 45 M J MILLIMETERS INCHES IM MIN MAX MIN MAX A B C G. BSC BSC H J K M 0 0 N S SOLERING FOOTPRINT* SCALE : mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLERRM/. 0

11 PACKAGE IMENSIONS TSSOP T SUFFIX PLASTIC TSSOP PACKAGE CASE 94R 0 ISSUE A 0.5 (0.00) T 0.5 (0.00) T L U U S X L/ PIN IENT S 5 x A V K REF (0.004) M T U S V S B U F 0.5 (0.00) M NOTES:. IMENSIONING AN TOLERANCING PER ANSI Y4.5M, 9.. CONTROLLING IMENSION: MILLIMETER.. IMENSION A OES NOT INCLUE MOL FLASH. PROTRUSIONS OR GATE BURRS. MOL FLASH OR GATE BURRS SHALL NOT EXCEE 0.5 (0.00) PER SIE. 4. IMENSION B OES NOT INCLUE INTERLEA FLASH OR PROTRUSION. INTERLEA FLASH OR PROTRUSION SHALL NOT EXCEE 0.5 (0.00) PER SIE. 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.. IMENSION A AN B ARE TO BE ETERMINE AT ATUM PLANE -W (0.004) T SEATING PLANE C G ETAIL E ETAIL E W MILLIMETERS INCHES IM MIN MAX MIN MAX A B C F G 0.5 BSC 0.0 BSC K L 4.90 BSC 0.9 BSC M 0 0

12 PACKAGE IMENSIONS FN CASE 50AA 0 ISSUE PIN ONE REFERENCE A B NOTES:. IMENSIONING AN TOLERANCING PER ASME Y4.5M, CONTROLLING IMENSION: MILLIMETERS.. IMENSION b APPLIES TO PLATE TERMINAL AN IS MEASURE BETWEEN 0.5 AN 0.0 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSE PA AS WELL AS THE TERMINALS. X 0.0 C X 0.0 C ÇÇÇ ÇÇÇ ÇÇÇ TOP VIEW E MILLIMETERS IM MIN MAX A A A 0.0 REF b BSC.0.0 E.00 BSC E e 0.50 BSC K 0.0 L C A X SEATING PLANE 0.0 C A SIE VIEW (A) C e/ 4 X L e E K 5 X b 0.0 C 0.05 C A B NOTE BOTTOM VIEW ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORERING INFORMATION LITERATURE FULFILLMENT: Literature istribution Center for ON Semiconductor P.O. Box 5, enver, Colorado 0 USA Phone: or Toll Free USA/Canada Fax: 0 5 or Toll Free USA/Canada orderlit@onsemi.com N. American Technical Support: Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: Japan Customer Focus Center Phone: 5 50 ON Semiconductor Website: Order Literature: For additional information, please contact your local Sales Representative MC00EPVT/

NB2304A. 3.3V Zero Delay Clock Buffer

NB2304A. 3.3V Zero Delay Clock Buffer 3.3V Zero Delay Clock Buffer The NB304A is a versatile, 3.3 V zero delay buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom and other high performance applications. It