DK-DEV-GW2AR18. User Guide
|
|
- Madeline Riley
- 5 years ago
- Views:
Transcription
1 DK-DEV-GW2AR18 User Guide DBUG E,03/02/2018
2 Copyright 2018 Guangdong Gowin Semiconductor Corporation. All Rights Reserved. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photo-copying, recording or otherwise, without the prior written consent of GOWINSEMI. Disclaimer GOWINSEMI, LittleBee, Arora TM, and the GOWINSEMI logos are trademarks of GOWINSEMI and registered in China, the U.S. Patent and Trademark Office and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at GOWINSEMI assumes no liability, provides no warranty either expressed or implied relating to the usage, or intellectual property right infringement except as provided for by GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document without notice. Anyone relying on this documentation shall contact GOWINSEMI for the current documentation and errata.
3 Revision History Date Version Description 01/23/ E Initial version. 03/02/ E Modify contents of JTAG Download Circuit.
4 Contents Contents Contents... i List of Figures... iv List of Tables... v 1 About This Guide Purpose Supported Products Related Documents Abbreviation and Terminology Support and Feedback Development Board Description Overview Diagram Feature Specification Development Board Circuit Hardware Circuit Overview FPGA FPGA Introduction I/O Introduction Download Overview JTAG Download Port USB Download Circuit MSPI download DBUG E i
5 Contents Pin Location Power Supply Overview Circuit Ethernet interface Overview Circuit Pin Distribution Clock Overview Circuit Pin Distribution Reset Overview Circuit Pin Distribution LED Introduction Circuit Pin Distribution Slide switch Overview Circuit Pin Distribution Key Switch Overview Circuit Pin Distribution GPIO Overview DBUG E ii
6 Contents Circuit Pin Distribution Notes Gowin Software User Guide DBUG E iii
7 List of Figures List of Figures Figure 2-1 Development Board View... 5 Figure 3-1 Development Board Hardware Diagram... 9 Figure 3-2 FPGA I/O Pins Figure 3-3 JTAG Download Circuit Figure 3-4 USB Download Circuit Figure 3-5 External Flash Circuit Figure 3-6 Power Circuit Figure 3-7 Ethernet Circuit Figure 3-8 Clock Circuit Figure 3-9 Reset Circuit Figure 3-10 LED Circuit Figure 3-11 Slide Switch Circuit Figure 3-12 Key Switch Circuit Figure 3-13 GPIO Circuit DBUG E iv
8 List of Tables List of Tables Table 1-1 Abbreviations and Terminologies... 2 Table 2-1 GW2AR Series FPGA Product Information List... 4 Table 2-2 Development Board Specification... 6 Figure 3-1 FPGA I/O Pins Distribution Table 3-2 Download FPGA Pin Location Table 3-3 Ethernet FPGA Pins Distribution Table 3-4 Clock FPGA Pins Distribution Table 3-5 Reset Signal FPGA Pins Distribution Table 3-6 LED FPGA Pins Distribution Table 3-7 Slide Switch FPGA Pins Distribution Table 3-8 Key Switch FPGA Pins Distribution Table 3-9 J14 FPGA Pins Distribution Table 3-10 J15 FPGA Pins Distribution DBUG E v
9 1About This Guide 1.1Purpose 1About This Guide 1.1 Purpose DK-DEV-GW2AR18 development board (hereinafter referred to as Development Board) user manual includes the following four parts: 1. Briefly introduce the features and hardware resources of development board; 2. Introduce hardware circuits functions, circuit, and pins distribution; 3. Precautions for using development board; 4. Operation of Gowin software. 1.2 Supported Products The information in the guide applies to the following products: GW2AR-18 products. 1.3 Related Documents The latest user guides are available on our Website. Refer to the related documents via 1. GW2AR series FPGA Products Data Sheet 2. GW2AR-18 Pinout 3. GW2AR series FPGA Products Package and Pinout DBUG E 1(34)
10 1About This Guide 1.4Abbreviation and Terminology 1.4 Abbreviation and Terminology The abbreviations and terminologies used in this manual are as shown in Table 1-1 below. Table 1-1 Abbreviations and Terminologies Abbreviations and Terminology FPGA Full Name Field Programmable Gate Array Meaning Field Programmable Gate Array LED Light Emitting Diode Light Emitting Diode LDO Low Dropout Regulator Low Dropout Regulator GPIO General Purpose Input Output General Purpose Input Output LUT4 4-input Look-up Tables 4-input Look-up Tables S-SRAM Shadow SRAM Shadow SRAM B-SRAM Block SRAM Block SRAM PLL Phase-locked Loop PLL DLL Delay-locked Loop DLL DSP 1.5 Support and Feedback Digital Signal Processing Digital Signal Processing Gowin Semiconductor provides customers with comprehensive technical support. If any questions, comments, or suggestions, please feel free to contact us directly. Website: Tel: DBUG E 2(34)
11 2Development Board Description 2.1Overview 2Development Board Description 2.1 Overview The development board uses GW2AR series FPGA GW2AR-18 products, which is the first generation products of Gowin Arora family. GW2AR-18 series FPGA products are one kind of SIP chip. Compared with GW2A series, the difference is that GW2AR series integrates 64Mbit SDRAM. GW2A series also provides high-performance DSP resources, high-speed LVDS interface, and abundant BSRAM memory resources. These embedded resources with a streamlined FPGA architecture and 55nm process make GW2AR series FPGA products suitable for high-speed and low-cost applications, which can help users quickly design and develop the programmable logic products. Integrated with two Ethernet interfaces, the development board provides a hardware development and test platform for LED users with abundant GPIO resource. Besides that, the development board also offers slide switch, key switch, clock, and GPIO, which can be used by developers or hobbyists. Refer to GW2AR-18 Pinout Manual and GW2AR Series FPGA Product Package and Pinout for GW2AR-18 FPGA products packaging. Please refer to GW2AR series FPGA Product Data Sheet for GW2AR series FPGA product resources. DBUG E 3(34)
12 2Development Board Description 2.1Overview Table 2-1 GW2AR Series FPGA Product Information List Device GW2AR-18 LUT4 20,736 Flip-Flop (FF) 15,552 Shadow SRAM S-SRAM(bits) 41,472 Block SRAM B-SRAM(bits) 828K B-SRAM Quantity B-SRAM 46 SDRAM (bits) 64M 18 x 18 Multiplier 48 PLLs + DLLs 4+4 Total Number of I/O Bank 8 Max. User I/O 117 Core voltage 1.0V DBUG E 4(34)
13 2Development Board Description 2.2Diagram 2.2 Diagram Figure 2-1 Development Board View JTAG Download Port 3 50MHz Crystal Oscillator 5 GPIO 7 Power switch 9 LDO Power Circuit 11 Serial Flash 2 USB Download Port 4 Ethernet interface 6 DC5V Power Input 8 Slide switch 10 FPGA 12 Key Switch 2.3 Feature The structure and features of the development board are as follows: 1. FPGA - LQFP144 package - Up to 117 user I/O - 55nm SRAM technology - Support 1.0V core voltage DBUG E 5(34)
14 2Development Board Description 2.4Specification 2.4 Specification - Clock dynamically turning on/ turning off - Integrate SDRAM system in package chip - Multiple I/O Standards - Flexible PLLs+DLLs - High Performance DSP - Abundant LUT4 resources - Multiple modes and capacities of B-SRAM 2. FPGA Configuration Mode: JTAG, MSPI 3. USB-JTAG module circuit on board, can be used as a download cable 4. Communication interface: 2 Gigabit Ethernet Interfaces 5. Clock resource: 50MHz Clock Crystal Oscillator 6. Key switch and Slide switch - 1 reset button - 1 key switch - 2 slide switch 7. LED - 1 power indicator (green) - 1 DONE indicator (green) - 4 LEDs (green) 8. Memory device: 64Mbit SPI Flash 9. GPIO: 80 I/O Resources 10. LDO power - Inverse voltage protection, overcurrent protection - Electrical converter: 5 V V, 3.3 V -1.0V Table 2-2 Development Board Specification No. Item Functions Technical Conditions Remarks 1 FPGA Core chip, used for RTL code design 2 Download Support USB port and USB download mode: Switch DBUG E 6(34)
15 2Development Board Description 2.4Specification No. Item Functions Technical Conditions Remarks JTAG interface USB-JTAG module on board between download JTAG download: use PL- two modes Support JTAG, MSPI programming modes USB-CABLE to download, with an interface voltage of 3.3 V using jumper Input power: 5V Provide power for FPGA, 3 download circuit and other Provide DC 5V input; 3.3 V Power circuits via 5V 3.3 V circuit and 1.0V output via LDO Supply Provide power to FPGA core circuit via 3.3 V 1.0V circuit Output precision of 3.3 V and 1.0 V: ± 2%. 4 Ethernet interfaces support 10/100/1000 modes Ethernet Ethernet data RJ45 connector with built-in interface communication transformer 2 Ethernet data Channels 5 Slide switch Available for testing 2 6 Key Switch Connect to RECONFIG_N pin reset Provide reset signal for button FPGA/PHY 1 8 LED Mode indicator, DONE indicator, Power indicator User status Indicators, green 1 DONE indicator, green 1 Power indicator, green Crystal 9 Oscillator User 10 extension GPIO 11 Protection Provide 50MHz clock for FPGA I / O, used for testing LED display USB interface: ESD protection; Power interface: Inverse current and over current protection Crystal Oscillator Package GPIOs 5V USB interface ESD protection: ±15kV non-contact discharge, ± 8kV contact discharge Schottky diode is connected between positive and negative anodes of power outlet 2A self-recovery fuses is connected at power inlet DBUG E 7(34)
16 2Development Board Description 2.4Specification No. Item Functions Technical Conditions Remarks 12 Voltage 2.7V~5.5V 13 Humidity 95% 13 Temperature Operating range: 20 ~70 DBUG E 8(34)
17 3.1Hardware Circuit Overview 3Development Board Circuit 3.1 Hardware Circuit Overview Hardware circuit of development board mainly includes FPGA circuit, power, download circuit, clock circuit, GPIO circuit, LED, slide switch, button switch, and reset circuit, etc. Figure 3-1 Development Board Hardware Diagram DC 5V Input DC5V Input Protec tion Circuit Power LED INdica tor 4 LEDs User Extension GPIO USB Inter face LDO Power DC3.3V LDO Power DC1.0V 74HC245 2 Dip Switches USB Differenti al Signal ESD Circuit USB Download JTAG Download Select USB/ JTAG Download LED Indicator JTAG SIgnal GW2AR-18 (FPGA) SPI Flash 50MHz Active Cryst al Oscillator 1 Key Switch 1 Reset Key 74HC245 Ethernet Circuit 1 Ethernet Circuit 2 GPIO Interface DBUG E 9(34)
18 3.2FPGA 3.2 FPGA FPGA Introduction GW2AR series FPGA products are the first generation of Arora family products, and they are one kind of SIP chip. Compared with GW2A series, the difference is that GW2AR series integrates abundant SDRAM. GW2AR series also provides high-performance DSP resources, high-speed LVDS interface, and abundant BSRAM memory resources. These embedded resources with a streamlined FPGA architecture and 55nm process make GW2AR series FPGA products suitable for high-speed and low-cost applications. Features of GW2AR-18 series FPGA products are as follows: LQFP144 package Up to 117 user I/O 55nm SRAM technology Support 1.0V core voltage Clock dynamically turning on/ turning off Integrate SDRAM system in package chip Multiple I/O Standards Flexible PLLs+DLLs High Performance DSP Abundant LUT4 resources Multiple modes and capacities of B-SRAM See GW2AR series FPGA Products Data Sheet for more details. DBUG E 10(34)
19 3.2FPGA I/O Introduction Figure 3-2 FPGA I/O Pins IO Bank0 IO Bank1 IO Bank7 IO Bank6 GW2AR-18 IO Bank2 IO Bank3 IO Bank5 IO Bank4 Figure 3-1 FPGA I/O Pins Distribution I/O BANK Introduction I/O Bank Number I/O BANK0 3.3V I/O BANK1 3.3V I/O BANK2 3.3V I/O BANK3 3.3V Modules Connected Pins used for download mode selection GPIO Interface Slide switch LED Key Switch Reset Circuit MSPI download GPIO Interface GPIO Interface Ethernet interface GPIO Interface JTAG download 50MHz clock input DONE DBUG E 11(34)
20 3.3Download 3.3 Download Overview Development board provides USB download and JTAG download interfaces. Switch between interfaces using jumper. Data stream file can be downloaded to internal SRAM, or external Flash as needed. When downloaded to SRAM, the data stream file will be lost if device is power down, and the data stream file will need to be downloaded again after power-on. If downloaded to Flash, the data stream file will not be lost. Note! JTAG download: connect pin 1 of J3, J4, J5, J6 to pin 2 using jumper; USB download: connect pin 3 of J3, J4, J5, J6 to pin 2 using jumper; MSPI: a) Set MODE [1:0] pin to 011, download configuration data to the internal Flash device via JTAG interface; b) Set MODE pin to "000", power up again and the device will read bitstream from external Flash automatically to complete configuration. DBUG E 12(34)
21 3.3Download JTAG Download Port Figure 3-3 JTAG Download Circuit DBUG E 13(34)
22 3.3Download USB Download Circuit Figure 3-4 USB Download Circuit DBUG E 14(34)
23 3.3Download DBUG E 15(34)
24 3.4Power Supply MSPI download Figure 3-5 External Flash Circuit Pin Location Table 3-2 Download FPGA Pin Location FPGA Pin No. 3.4 Power Supply Overview Signal Name I/O BANK Description 13 TMS I 3 JTAG Signal 14 TCK I 3 16 TDI I 3 18 TDO O 3 93 MSPI_CK O 1 MSPI Signal 94 MSPI_CS O 1 95 MSPI_DI O 1 96 MSPI_DO I 1 DC5V Input power interface has overcurrent and inverse current protection. Overcurrent limit is 2A. TI LDO power supply chip is used to step down voltage from 5V to 3.3V and 3.3V to 1.0V; power supply can support up to 1.5 A. Input voltage range is 2.7 V to 5.5 V, which can meet the power demand of development board. DBUG E 16(34)
25 3.4Power Supply Circuit Figure 3-6 Power Circuit DBUG E 17(34)
26 3.4Power Supply DBUG E 18(34)
27 3.5Ethernet interface 3.5 Ethernet interface Overview Circuit Development board has 2 Ethernet circuits and supports gigabit mode, which can be used to test hardware environment in LED display applications, and Ethernet data transmission. Interface connected with other devices is RJ45 with built-in transformer. Figure 3-7 Ethernet Circuit DBUG E 19(34)
28 3.5Ethernet interface Pin Distribution Table 3-3 Ethernet FPGA Pins Distribution FPGA Signal Name I/O BANK Description Pin No. 45 PHY_MDC O 2 Management channel clock 46 PHY_MDIO I/O 2 Manage channel data 47 PHY2_GTCLK O 2 TXCLK 48 PHY2_TXD0 O 2 TXD[3:0] 49 PHY2_TXD1 O 2 50 PHY2_TXD2 O 2 51 PHY2_TXD3 O 2 52 PHY2_TXEN O 2 Send enable 54 PHY2_RXC I 2 Clock receive 56 PHY2_RXD0 I 2 RXD[3:0] 57 PHY2_RXD1 I 2 58 PHY2_RXD2 I 2 59 PHY2_RXD3 I 2 60 PHY2_RX_DV I 2 RXEN 61 PHY1_GTCLK O 2 TXCLK 62 PHY1_TXD0 O 2 TXD[3:0] 63 PHY1_TXD1 O 2 64 PHY1_TXD2 O 2 65 PHY1_TXD3 O 2 66 PHY1_TXEN O 2 Send enable 67 PHY1_RXC I 2 Clock receive 68 PHY1_RXD0 I 2 RXD[3:0] 69 PHY1_RXD1 I 2 70 PHY1_RXD2 I 2 71 PHY1_RXD3 I 2 72 PHY1_RX_DV I 2 RXEN DBUG E 20(34)
29 3.6Clock 3.6 Clock Overview Circuit A 50MHz external clock provided for FPGA in development board connects to PLL input pin, which can be used as input clock of PLL in FPGA, and output clock as needed via PLL frequency multiplication and division. Figure 3-8 Clock Circuit Pin Distribution Table 3-4 Clock FPGA Pins Distribution FPGA Signal Name I/O BANK Description Pin No. 6 FPGA_CLK I 3 50MHz crystal oscillator DBUG E 21(34)
30 3.7Reset 3.7 Reset Overview Circuit A reset circuit is added for better running FPGA program. After power on, reset chip automatically generates reset signal to reset FPGA and Ethernet PHY chip. In addition, FPGA program can be reset manually using reset button for program test. Figure 3-9 Reset Circuit Pin Distribution Table 3-5 Reset Signal FPGA Pins Distribution FPGA Signal Name I/O BANK Description Pin No. 79 RST_N I 1 Reset DBUG E 22(34)
31 3.8LED 3.8 LED Introduction Circuit 4 green LED lights in development board are used to display the required status. Meanwhile, 2 LED lights are reserved to observe power supply and FPGA loading status. If output signal of related pins is logic high, LED is on; if logic low, LED is off. Figure 3-10 LED Circuit DBUG E 23(34)
32 3.9Slide switch Pin Distribution Table 3-6 LED FPGA Pins Distribution FPGA Signal Name I/O BANK Description Pin No F_R22 F_G22 O O 0 0 GPIO outputs numbers, LED indicator pins and GPIO pins are reused. If GPIO function is used, LED indicator is invalid. 128 F_B22 O F_R23 O Slide switch Overview Circuit 2 Slide switches in development board are used to control input during testing. Figure 3-11 Slide Switch Circuit DBUG E 24(34)
33 3.10Key Switch Pin Distribution Table 3-7 Slide Switch FPGA Pins Distribution FPGA Pin No. Signal Name I/O BANK Description F_B23 F_G23 I I 0 0 GPIO outputs numbers, slide switch pins and GPIO pins are reused. If GPIO function is used, slide switch is grounded Key Switch Overview Circuit One key switch is installed in development board, you can manually reset FPGA or input the control signal used for testing. Figure 3-12 Key Switch Circuit DBUG E 25(34)
34 3.11GPIO Pin Distribution Table 3-8 Key Switch FPGA Pins Distribution FPGA Pin No. Signal Name I/O BANK Description 82 F_OE_1 I 1 GPIO outputs numbers, key switch pins and GPIO pins are reused GPIO Overview Circuit Two 20P double-column pins are reserved on development board for testing LED. The output level is 5V. Figure 3-13 GPIO Circuit DBUG E 26(34)
35 3.11GPIO DBUG E 27(34)
36 3.11GPIO DBUG E 28(34)
37 3.11GPIO Pin Distribution Table 3-9 J14 FPGA Pins Distribution FPGA 50P Double Signal I/O BANK Remarks Pin No. Row Pin No. Name 1 GND Output 5V 2 VCC5 O power supply; 3 GND Recommended 4 VCC5 O current output 5 GND 1A 6 VCC5 O 7 GND 8 VCC5 O 9 GND 10 VCC5 O H_G11 O 0 Customized H_B11 O 0 signal H_B10 O H_R11 O H_R10 O H_G10 O H_G9 O H_B9 O H_B8 O H_R9 O H_R8 O H_G8 O H_G7 O H_B7 O H_B6 O H_R7 O H_R6 O H_G6 O H_G5 O H_B5 O H_B4 O H_R5 O H_R4 O H_G4 O H_G3 O H_B3 O H_B2 O 3 DBUG E 29(34)
38 3.11GPIO FPGA 50P Double Signal I/O BANK Remarks Pin No. Row Pin No. Name H_R3 O H_R2 O H_G2 O H_G1 O H_B1 O H_D_1 O H_R1 O H_B_1 O H_C_1 O H_LAT_1 O H_A_1 O H_OE_1 O H_CLK_1 O 2 DBUG E 30(34)
39 3.11GPIO Table 3-10 J15 FPGA Pins Distribution FPGA 50P Double Signal Name I/O BANK Remarks Pin No. Row Pin No. 1 GND Output 5V; 2 VCC5 O Recommende 3 GND d current 4 VCC5 O output 1A 5 GND 6 VCC5 O 7 GND 8 VCC5 O 9 GND 10 VCC5 O H_G23 O 0 Customized H_B23 O 0 signal H_B22 O H_R23 O H_R22 O H_G22 O H_G21 O H_B21 O H_B20 O H_R21 O H_R20 O H_G20 O H_G19 O H_B19 O H_B18 O H_R19 O H_R18 O H_G18 O H_G17 O H_B17 O H_B16 O H_R17 O H_R16 O H_G16 O H_G15 O H_B15 O 1 DBUG E 31(34)
40 3.11GPIO FPGA 50P Double Signal Name I/O BANK Remarks Pin No. Row Pin No H_B14 O H_R15 O H_R14 O H_G14 O H_G13 O H_B13 O H_D_2 O H_R13 O H_B_2 O H_C_2 O H_LAT_2 O H_A_2 O H_OE_2 O H_CLK_2 O 1 DBUG E 32(34)
41 4Notes 4Notes Precautions for using development board are as follows: 1. Handle with care, and pay attention to electrostatic protection. 2. When downloading bitstream files to external Flash, set MODE pin state to correct configuration value, please refer to GW2A(R) series FPGA products Programming and Configuration User Guide for details; 3. USB download circuit is integrated on development board, and JTAG signal can be used as a download cable via pin 3 of J3 ~ J6: - If program is downloaded via USB, pin 2 and pin 3 of J3 ~ J6 pins need to be connected with jumper; - If program is downloaded via JTAG, pin 1 and pin 2 of J3 ~ J6 pins need to be connected with jumper; 4. After the development board is powered off, keep about 5 seconds before power on to ensure that the circuit state of the development board is zero. DBUG E 33(34)
42 5Gowin Software User Guide 5Gowin Software User Guide Please refer to Gowin Software User Guide for details. DBUG E 34(34)
43
EVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board, Revision C User Manual
EVB-USB2514Q36-BAS, USB2513 and USB2512 36-Pin QFN Evaluation Board, Revision C User Manual Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating
More informationEVB-USB2514Q36-BAS, USB2513 and USB Pin QFN Evaluation Board User Manual
EVB-USB2514Q36-BAS, USB2513 and USB2512 36-Pin QFN Evaluation Board User Manual Copyright 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products
More informationNios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
More informationAltera EP4CE6 Mini Board. Hardware User's Guide
Altera Hardware User's Guide 1. Introduction Thank you for choosing the! is a compact FPGA board which is designed based on device. It's a low-cost and easy-to-use platform for learning Altera's Cyclone
More informationLPC1788 Mio Board. User Manual. Revision 1.0 1
User Manual http://coineltech.com Revision 1.0 1 Designed by CoiNel Technology Solutions LLP No-32, 2 nd Floor, HAPBCO Tower, 9 th Main, RPC Layout, Hampinagar, Bangalore-560040 State: Karnataka Country:
More informationDBAT90USB162 Atmel. DBAT90USB162 Enhanced Development Board User s Manual
DBAT90USB162 Atmel AT90USB162 Enhanced Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the DBAT90USB162 Atmel AT90USB162 enhanced development board. This board is designed to give
More informationNOR- FLASH (16-bit) Parallel NAND (8-bit) Buffers (32-bit databus)
LPC2478-32 OEM Board Feature Highlights The LPC2478-32 OEM Board provides a quick and easy solution for implementing a high-performance ARM7TDMI based design around the LPC2478 from NXP. Build around NXP's
More informationHardware Reference. DIL/NetPC DNP/9265 Board Revision 1.0
DIL/NetPC DNP/9265 Board Revision 1.0 Hardware Reference SSV Embedded Systems Dünenweg 5 D-30419 Hannover Phone: +49 (0)511/40 000-0 Fax: +49 (0)511/40 000-40 E-mail: sales@ssv-embedded.de Document Revision:
More informationAPMC4110 POWERED PMC CARRIER STANDALONE PCI INTERFACE MODULE
APMC4110 POWERED PMC CARRIER STANDALONE PCI INTERFACE MODULE USER S MANUAL ACROMAG INCORPORATED Tel: (248) 295-0310 30765 South Wixom Road Fax: (248) 624-9234 P.O. BOX 437 Wixom, MI 48393-7037 U.S.A. Copyright
More informationEVB-USB2250 User Manual Revision B
Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationEVB-USB2240-IND User Manual Revision B
Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationAGM CPLD AGM CPLD DATASHEET
AGM CPLD DATASHEET 1 General Description AGM CPLD family provides low-cost instant-on, non-volatile CPLDs, with densities from 256, 272 to 576 logic LUTs and non-volatile flash storage of 256Kbits. The
More informationXC-3 Hardware Manual. Version 1.3. Publication Date: 2009/09/25 Copyright 2009 XMOS Ltd. All Rights Reserved.
XC-3 Hardware Manual Version 1.3 Publication Date: 2009/09/25 Copyright 2009 XMOS Ltd. All Rights Reserved. XC-3 Hardware Manual (1.3) 2/14 1 Introduction The XC-3 is an Event-Driven Processor development
More informationIntel Serial to Parallel PCI Bridge Evaluation Board
Intel 41210 Serial to Parallel PCI Bridge Evaluation Board User s Guide October 2004 Order Number: 278947-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS
More informationUSB Debug Adapter. Power USB DEBUG ADAPTER. Silicon Laboratories. Stop. Run. Figure 1. Hardware Setup using a USB Debug Adapter
C8051F2XX DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F2xx Development Kits contain the following items: C8051F206 or C8051F226 Target Board C8051Fxxx Development Kit Quick-Start Guide Silicon
More informationLPC2148 DEV BOARD. User Manual.
LPC2148 DEV BOARD User Manual www.coineltech.com www.coineltech.com Designed by CoiNel Technology Solutions LLP No-816, 2 nd Floor, 4 th B Cross, 9 th A Main, RPC Layout, Vijaynagar, Bangalore-560040 State:
More informationFigure 1. 8-Bit USB Debug Adapter
8-BIT USB DEBUG ADAPTER USER S GUIDE 1. Introduction The 8-bit USB Debug Adapter (UDA) provides the interface between the PC s USB port and the Silicon Labs 8-bit target device s in-system debug/programming
More informationISP Engineering Kit Model 300
TM ISP Engineering Kit Model 300 December 2013 Model 300 Overview The Model 300 programmer supports JTAG programming of all Lattice devices that feature non-volatile configuration elements. The Model 300
More informationDocument status: Preliminary
LPC1788-32 OEM Board Feature Highlights The LPC1788-32 OEM Board provides a quick and easy solution for implementing a high-performance ARM Cortex-M3 based design around the LPC1788 from NXP. Build around
More informationLAN9512 Evaluation Board User Manual
Copyright 2012 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationGR-MCC-C ProAsic3E Development Board
GR-MCC-C ProAsicE Development Board AEROFLEX GAISLER AB Rev.., 0-0- Information furnished by Aeroflex Gaisler AB is believed to be accurate and reliable. However, no responsibility is assumed by Aeroflex
More informationEvaluation Board User Guide UG-035
Evaluation Board User Guide UG-035 One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Evaluating the AD9552 Oscillator Frequency Upconverter
More informationPIC-32MX development board Users Manual
PIC-32MX development board Users Manual All boards produced by Olimex are ROHS compliant Rev.A, June 2008 Copyright(c) 2008, OLIMEX Ltd, All rights reserved INTRODUCTION: The NEW PIC-32MX board uses the
More informationSmart Card Bridge to Full-Speed USB, SPI, and UART Interfaces
SEC00/SEC200 Bridge to Full-Speed USB, SPI, and UART Interfaces PRODUCT FEATURES Data Brief General Description The SEC00 and SEC200 provide a single-chip solution for a bridge to USB, SPI, and UART interfaces.
More informationSTEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description
ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board Data brief Features ST802RT1A Ethernet PHY demonstration board: ST802RT1A fast Ethernet physical layer transceiver On-board
More informationAVR- M16 development board Users Manual
AVR- M16 development board Users Manual All boards produced by Olimex are ROHS compliant Rev. C, January 2005 Copyright(c) 2009, OLIMEX Ltd, All rights reserved Page1 INTRODUCTION AVR-M16 is header board
More informationCDB5346. Evaluation Board for CS5346. Features. Description CS5346. Single-ended Analog Inputs. Single-ended Analog Outputs
Evaluation Board for CS5346 Features Description Single-ended Analog Inputs Single-ended Analog Outputs CS8406 S/PDIF Digital Audio Transmitter Header for Optional External Software Configuration of CS5346
More informationUSB BitJetLite Download Cable
USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All
More informationEVB8720 Evaluation Board User Manual
Copyright 2011 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationDESIGN SPECIFICATION FOR SMT318-SX55. Copyright Sundance
DESIGN SPECIFICATION FOR SMT318-SX55 Copyright Sundance All rights reserved. No part of this document may be reproduced, translated, stored in a retrieval system, or transmitted, in any form or by any
More informationFreedom FRDM-KV31F Development Platform User s Guide
Freescale Semiconductor, Inc. Document Number: FRDMKV31FUG User's Guide 0, 02/2016 Freedom FRDM-KV31F Development Platform User s Guide 1. Introduction The Freedom development platform is a set of software
More informationWBD-222. Hardware Manual. Revision September Copyright 2010 WILIGEAR
WBD-222 Hardware Manual Revision 1.2 15 September 2010 Copyright 2010 WILIGEAR www.wiligear.com Copyright 2010 WILIGEAR This user s guide and the software described in it are copyrighted with all rights
More informationEVB-USB2517 Evaluation Board User Manual (Revision A)
EVB-USB2517 Evaluation Board User Manual (Revision A) Copyright 2009 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means
More informationGeneral Operating, Maintenance and Installation Manual
General Operating, Maintenance and Installation Manual Hardware Platform for Protocol Converter Small Embedded Controller - SEC2-91056 Erlangen Telephone +49 9131 92076-0 Fax: +49 9131 92076-10 Internet:
More informationEVB-USB2640 Evaluation Board Revision A
Copyright 2008 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently,
More informationByteBlaster II Parallel Port Download Cable
ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,
More informationIP4220CZ6 Dual USB 2.0 Integrated ESD protection to IEC level 4
INTEGRATED DISCRETES Integrated ESD protection to IEC 61000-4-2 level 4 2004 September 17 Philips Semiconductors FEATURES ESD IEC 61000-4-2 level 4, ± 8kV contact discharge compliant protection Four ultra-low
More informationPlease visit SMSC's website at for the latest updated documentation.
AN 10.13 Migrating from the LAN83C180 10/100 PHY to the 10/100 PHY 1 Introduction 1.1 Overview This application note discusses how to migrate from an existing design using the SMSC LAN83C180 PHY to SMSC's
More informationUser Manual For CP-JR ARM7 USB-LPC2148 / EXP
CP-JR ARM7 USB-LPC2148 / EXP 38 CR-JR ARM7 USB-LPC2148 which is a Board Microcontroller ARM7TDMI-S Core uses Microcontroller 16/32-Bit 64 Pin as Low Power type to be a permanent MCU on board and uses MCU
More informationNios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)
Nios Soft Core Development Board User s Guide Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Nios Soft Core Development Board User s Guide Version 1.1 August
More informationSBAT90USB162 Atmel. SBAT90USB162 Development Board User s Manual
SBAT90USB162 Atmel AT90USB162 Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the SBAT90USB162 Atmel AT90USB162 development board. This board is designed to give a quick and cost-effective
More informationUSB334x. Enhanced Single Supply Hi-Speed USB ULPI Transceiver PRODUCT FEATURES PRODUCT PREVIEW. Applications. Data Brief
334x Enhanced Single Supply Hi-Speed Transceiver PRODUCT FEATURES -IF Battery Charging 1.2 Specification Compliant Link Power Management (LPM) Specification Compliant ESD protection circuits Up to ±25kV
More informationUSB-to-I2C. Ultra Hardware User s Manual.
USB-to-I2C Ultra Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C Ultra product from SB Solutions, Inc. SB Solutions, Inc. reserves
More informationOpenRISC development board
OpenRISC development board Datasheet Brought to You By ORSoC / OpenCores Legal Notices and Disclaimers Copyright Notice This ebook is Copyright 2009 ORSoC General Disclaimer The Publisher has strived to
More informationWT6632F (Standard Code Version) USB Power Delivery Controller
WT6632F (Standard Code Version) Data Sheet Rev. 1.0 September 2016 Copyright Notice This data sheet is copyrighted by Weltrend Semiconductor, Inc. Do not reproduce, transform to any other format, or send/transmit
More informationLAN9500/LAN9500i LAN9500A/LAN9500Ai USB 2.0 to 10/100 Ethernet Controller
LAN9500/LAN9500i LAN9500A/LAN9500Ai USB 2.0 to 10/100 PRODUCT FEATURES Highlights Single Chip Hi-Speed USB 2.0 to 10/100 Integrated 10/100 MAC with Full-Duplex Support Integrated 10/100 PHY with HP Auto-MDIX
More informationSER-4485-SI-M USER S MANUAL
SER-4485-SI-M USER S MANUAL 2017 May Edition Titan Electronics Inc. Web: www.titan.tw The computer programs provided with the hardware are supplied under a license. The software provided should be used
More informationHardware Reference. DIL/NetPC DNP/2110 Board Revision 1.0
DIL/NetPC DNP/2110 Board Revision 1.0 Hardware Reference SSV Embedded Systems Heisterbergallee 72 D-30453 Hannover Phone +49-(0)511-40000-0 Fax +49-(0)511-40000-40 E-mail: sales@ist1.de Manual Revision:
More informationUSB-to-I2C. Professional Hardware User s Manual.
USB-to-I2C Professional Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the USB-to-I2C Professional product from SB Solutions, Inc. SB Solutions,
More informationUSB2640i/USB2641i. Industrial Temperature USB 2.0 Flash Media Controller and Hub Combo PRODUCT FEATURES PRODUCT PREVIEW. General Description.
USB2640i/USB2641i Industrial Temperature USB 2.0 Flash Media Controller and Hub Combo PRODUCT FEATURES General Description The SMSC USB2640i/USB2641i is a USB 2.0 compliant, Hi-Speed hub for USB port expansion
More informationEthernet1 Xplained Pro
Ethernet1 Xplained Pro Part Number: ATETHERNET1-XPRO The Atmel Ethernet1 Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. The board enables the user to experiment with
More informationBIG8051. Development system. User manual
BIG8051 User manual All s development systems represent irreplaceable tools for programming and developing microcontroller-based devices. Carefully chosen components and the use of machines of the last
More informationEasy Kit Board Manual
User s Manual, V1.0, June2008 Easy Kit Board Manual Easy Kit - XC88x Microcontrollers Edition 2008-06 Published by Infineon Technologies AG, 81726 München, Germany Infineon Technologies AG 2008. All Rights
More informationRX62N BOARD User Manual
RX62N BOARD User Manual www.coineltech.com 1 Designed by CoiNel Technology Solutions LLP No-32 (Old No - 1355), 2nd Floor, HAPBCO Tower, 9th Main, 4th B Cross, Hampinagar, RPC Layout Bangalore 560104 State:
More information8. Migrating Stratix II Device Resources to HardCopy II Devices
8. Migrating Stratix II Device Resources to HardCopy II Devices H51024-1.3 Introduction Altera HardCopy II devices and Stratix II devices are both manufactured on a 1.2-V, 90-nm process technology and
More informationIntel Cyclone 10 LP Device Family Pin Connection Guidelines
Intel Cyclone 10 LP Device Family Pin Connection Guidelines Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents... 3 Intel Cyclone 10 LP Pin Connection Guidelines...4 Clock and
More informationConnecting Spansion SPI Serial Flash to Configure Altera FPGAs
Connecting SPI Serial Flash to Configure Altera s Application By Frank Cirimele 1. Introduction Altera s are programmable logic devices used for basic logic functions, chip-to-chip connectivity, signal
More informationCrossLink Hardware Checklist Technical Note
FPGA-TN-02013 Version 1.1 August 2017 Contents Acronyms in This Document... 3 Introduction... 4 Power Supplies... 5 CrossLink MIPI D-PHY and PLL Power Supplies... 5 Power Estimation... 6 Configuration
More informationAtmel AT32UC3A3256 microcontroller 64MBit SDRAM Analog input (to ADC) Temperature sensor RC filter
APPLICATION NOTE Features Atmel AVR32918: UC3-A3 Xplained Hardware User s Guide Atmel AT32UC3A3256 microcontroller 64MBit SDRAM Analog input (to ADC) Temperature sensor RC filter I/O One mechanical button
More informationXC2000 Family AP Application Note. Microcontrollers. XC2236N Drive Card Description V1.0,
XC2000 Family AP16179 Application Note V1.0, 2010-07 Microcontrollers Edition 2010-07 Published by Infineon Technologies AG 81726 Munich, Germany 2010 Infineon Technologies AG All Rights Reserved. LEGAL
More informationGenesys Logic, Inc. GL823. USB 2.0 SD/MMC Card Reader Controller. Datasheet
Genesys Logic, Inc. GL823 USB 2.0 SD/MMC Card Reader Controller Datasheet Rev. 1.00 Sep 21, 2009 Copyright Copyright 2009 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced
More informationeip-24/100 Embedded TCP/IP 10/100-BaseT Network Module Features Description Applications
Embedded TCP/IP 10/100-BaseT Network Module Features 16-bit Microcontroller with Enhanced Flash program memory and static RAM data memory On board 10/100Mbps Ethernet controller, and RJ45 jack for network
More informationTAP Expander Blackhawk Emulator Expansion Pod. Document Part Number: REV B
CORELIS TAP Expander TAP Expander Blackhawk Emulator Expansion Pod User s Manual Document Part Number: 70397 REV B Copyright 2008 Corelis Inc. 13100 Alondra Blvd. Suite 102 Cerritos, CA 90703-2262 Telephone:
More informationAVR-P development board Users Manual
AVR-P40-8515 development board Users Manual All boards produced by Olimex are ROHS compliant Revision A, January 2002 Copyright(c) 2009, OLIMEX Ltd, All rights reserved Page 1 INTRODUCTION: The AVR Microcontroller
More informationXE166 Family AP Application Note. Microcontrollers. X E D r i v e C a r d H a r d w a r e D e s c r i p t i o n Board REV.
XE166 Family AP16160 X E 1 6 4 D r i v e C a r d H a r d w a r e D e s c r i p t i o n Application Note V1.0, 2009-03 Microcontrollers Edition 2009-03 Published by Infineon Technologies AG 81726 Munich,
More informationCDB5364. Evaluation Board for CS5364. Features. Description CS5364 A/D RS232 USB Micro. Control I²C or SPI S/PDIF. Output.
Evaluation Board for CS5364 Features! Single-Ended to Differential Analog Inputs! 3.3 V Logic Interface! Connection for DSP Serial I/O! Windows -Compatible Software Supplied by Cirrus to Configure the
More informationSAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed
SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein are for reference purposes only. All information discussed
More informationThis document describes the hardware architecture of the board, how to configure the jumpers and to enable specific functions.
User manual SPC560B-DIS discovery board Introduction This document describes the hardware architecture of the board, how to configure the jumpers and to enable specific functions. November 2013 DocID025237
More informationAC/DC Adapter. Figure 1. Hardware Setup
C8051F12X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F12x Development Kit contains the following items: C8051F120 Target Board Serial Adapter (RS232 to Target Board Debug Interface Protocol
More informationXNUCLEO-F030R8, Improved STM32 NUCLEO Board
XNUCLEO-F030R8, Improved STM32 NUCLEO Board STM32 Development Board, Supports Arduino, Compatible with NUCLEO-F030R8 XNUCLEO-F030R8 Features Compatible with NUCLEO-F030R8, onboard Cortex-M0 microcontroller
More informationILI2511. ILI2511 Single Chip Capacitive Touch Sensor Controller. Specification ILI TECHNOLOGY CORP. Version: V1.4. Date: 2018/7/5
Single Chip Capacitive Touch Sensor Controller Specification Version: V1.4 Date: 2018/7/5 ILI TECHNOLOGY CORP. 8F., No.1, Taiyuan 2 nd St., Zhubei City, Hsinchu County 302, Taiwan (R.O.C.) Tel.886-3-5600099;
More informationLBAT90USB162 Atmel. LBAT90USB162 Development Board User s Manual
LBAT90USB162 Atmel AT90USB162 Development Board User s manual 1 1. INTRODUCTION Thank you for choosing the LBAT90USB162 Atmel AT90USB162 development board. This board is designed to give quick and cost-effective
More informationHVP-KV31F120M User s Guide
Freescale Semiconductor, Inc. User s Guide Document Number: HVPKV31F120MUG Rev. 0, 12/2014 HVP-KV31F120M User s Guide by: Ivan Lovas 1 High voltage controller card HVP-KV31F120M This document supports
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationUM PCAL6524 demonstration board OM Document information
Rev. 1 23 September 2015 User manual Document information Info Content Keywords OM13320 Fm+ development kit, OM13260 Fm+ I2C bus development board, OM13303 GPIO target board Abstract Installation guide
More informationTE0808 TRM Revision: Date:
Revision: Date: V1 24-May-2017 11:33 Table of Contents Overview 3 Block Diagram 4 Main Components 5 Key Features 5 Initial Delivery State 6 Signals, Interfaces and Pins 7 Board to Board (B2B) I/Os 7 JTAG
More informationUM2461 User manual. SPC584B-DIS Discovery Board. Introduction
User manual SPC584B-DIS Discovery Board Introduction The SPC584B-DIS is a low-cost development board to evaluate and develop applications with the microcontroller SPC584B70E1 in etqfp 64-pin package. This
More informationLatticeXP2 Hardware Checklist
September 2013 Technical Note TN1143 Introduction Starting a complex system with a large FPGA hardware design requires that the FPGA designer pay attention to the critical hardware implementation to increase
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationU6DIL. AVR USB Module. Rev. 1.1 Documentation Rev. 18. Reusch Elektronik Reusch Elektronik, Dipl.-Ing. (FH) Rainer Reusch
AVR USB Module Documentation Rev. 18 2011, Dipl.-Ing. (FH) Rainer Reusch www.reusch-elektronik.de http://products.reworld.eu/u6dil.htm File: _Manual Created: 2011-02-22 Changed: 2011-03-31 Table of Contents
More informationPowering Up and Programming the ProcessorPM isppac-powr605
the ProcessorPM isppac-powr605 April 2011 Application Note AN6082 Introduction This application note discusses the states of the ProcessorPM isppac -POWR605 device s open drain logic outputs (IN_OUT1 to
More informationCCD VIDEO PROCESSING CHAIN LPF OP AMP. ADS-93x 16 BIT A/D SAMPLE CLAMP TIMING GENERATOR ALTERA 7000S ISP PLD UNIT INT CLOCK MASTER CLOCK
ADS-93X Timing Generator Board User's Manual Timing Generator Board Description This Timing Generator Board is designed to be part of a two board set, used in conjunction with an ON Semiconductor CCD Imager
More informationWPJ344 Hardware Manual
WPJ344 Hardware Manual Copyright This document contains information, which is protected by copyright. Reproduction, adaptation, or translation without prior permission is prohibited, except as allowed
More informationC8051F00x/01x-DK C8051F00X/01X DEVELOPMENT KIT USER S GUIDE. 1. Kit Contents. 2. Hardware Setup using a USB Debug Adapter
C8051F00X/01X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F00x/01x Development Kit contains the following items: C8051F005 Target Board C8051Fxxx Development Kit Quick-Start Guide Silicon Laboratories
More information_ V1.0. Freescale MPC5607B Bolero Mini Target Board. User s Manual. Ordering code
_ V1.0 User s Manual Freescale MPC5607B Bolero Mini Target Board MPC5607B Target Board Ordering code ITMPC5607B-208 Copyright 2013 isystem AG. All rights reserved. winidea is a trademark of isystem AG.
More informationLevel Shifter. for. Hardware User s Manual.
Level Shifter for USB-to to-i2c Hardware User s Manual https://www.i2ctools.com/ Information provided in this document is solely for use with the I2C and SPI Level Shifter from SB Solutions, Inc. SB Solutions,
More informationGenesys Logic, Inc. GL827L. USB 2.0 Single Slot SD/MMC/MS Card Reader Controller. Datasheet
Genesys Logic, Inc. GL827L USB 2.0 Single Slot SD/MMC/MS Card Reader Controller Datasheet Revision 1.03 Oct. 17, 2008 Copyright: Copyright 2008 Genesys Logic Incorporated. All rights reserved. No part
More informationVSX-6101 VSX-6100 VSX-6100-EVB DM&P
VSX-6101 VSX-6100 VSX-6100-EVB DM&P Vortex86SX 300MHz DIP48/68pin CPU Module with 3S/2USB/CF 128MB DDR2 Onboard User s Manual (Revision 1.0A) Copyright The information in this manual is subject to change
More informationEvaluation & Development Kit for Freescale PowerPC MPC5517 Microcontroller
_ V1.0 User s Manual Evaluation & Development Kit for Freescale PowerPC MPC5517 Microcontroller Ordering code ITMPC5517 Copyright 2007 isystem AG. All rights reserved. winidea is a trademark of isystem
More informationUSB3319. Hi-Speed USB Transceiver with 1.8V ULPI Interface - 13MHz Reference Clock PRODUCT FEATURES. Applications. Data Brief
USB3319 Hi-Speed USB Transceiver with 1.8V ULPI Interface - 13MHz Reference Clock PRODUCT FEATURES Data Brief USB-IF Hi-Speed compliant to the Universal Serial Bus Specification Rev 2.0 Interface compliant
More informationPreliminary. PACKAGE - 28-pin MLP (5mm X 5mm) Example Circuit Diagram CP V. 48MHz Oscillator. USB Function Controller 512B EEPROM
Preliminary Single-Chip USB to UART Bridge SINGLE-CHIP USB to UART DATA TRANSFER - Integrated USB Transceiver; No External Resistors Required - Integrated Clock; No External Crystal Required - Integrated
More informationDIN Rail RTU 540CMD01 Data sheet
RTU540 product line DIN Rail RTU 540CMD01 Data sheet 4 3 RS232C RS232C RS232C or RS485 or RS485 or RS485 1 2 E1 E2 10/100 MB LAN Protocol Protocol Controller Controller MPU Cortex-A8 AM3352 Application
More informationEvaluation Board for CS5345
Evaluation Board for CS5345 Features Single-ended Analog Inputs Single-ended Analog Outputs CS8406 S/PDIF Digital Audio Transmitter Header for Optional External Software Configuration of CS5345 Header
More informationCopyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or transmitted in any
A7 Receiving Card Document Version: Document Number: V1.2.0 NS110100630 Copyright 2018 Xi an NovaStar Tech Co., Ltd. All Rights Reserved. No part of this document may be copied, reproduced, extracted or
More informationMilitary Grade SmartFusion Customizable System-on-Chip (csoc)
Military Grade SmartFusion Customizable System-on-Chip (csoc) Product Benefits 100% Military Temperature Tested and Qualified from 55 C to 125 C Not Susceptible to Neutron-Induced Configuration Loss Microcontroller
More informationKALI Technical Manual. This document covers the Technical Details of KALI
KALI Technical Manual This document covers the Technical Details of KALI 1 KALI RECLOCKER The Kali takes the digital audio signals (I2S) from Sparky SBC or RPI through the on board FPGA based FIFO and
More informationFuture Technology Devices International
Future Technology Devices International UMFTPD2A UMFTPD2A is a module used for FT90x programming, debugging and EFUSE burning. The UMFTPD2A is a module with an FT4232HL Hi-Speed USB2.0 to multipurpose
More informationWin-I2CUSB Hardware User s Manual
Win-I2CUSB Hardware User s Manual http://www.demoboard.com Information provided in this document is solely for use with the Win-I2CUSB product from The Boardshop. The Boardshop and SB Solutions, Inc. reserve
More informationAVR-P20 development board Users Manual
AVR-P20 development board Users Manual All boards produced by Olimex are ROHS compliant Revision A, October 2005 Copyright(c) 2009, OLIMEX Ltd, All rights reserved Page 1 INTRODUCTION: The AVR Microcontrollers
More informationAC/DC. Adapter. Ribbon. Cable Serial. Serial. Adapter. Figure 1. Hardware Setup using an EC2 Serial Adapter
C8051F32X DEVELOPMENT KIT USER S GUIDE 1. Kit Contents The C8051F32x Development Kit contains the following items: C8051F320 Target Board C8051Fxxx Development Kit Quick-Start Guide C8051F32x Development
More information