Model-Based Engineering for the Development of ARINC653 Architectures
|
|
- Gordon Stevens
- 6 years ago
- Views:
Transcription
1 Model-Based Engineering for the Development of ARINC653 Architectures SAE 2009 AeroTech Congress and Exhibition Julien Delange Olivier Gilles Jérôme Hugues Laurent Pautet
2 Context ARINC653 systems Time & space isolation across partitions Avoid error propagation, limit damages Partition 1 Partition 2 Rigorous development process ARINC kernel Compliance with certification standards (DO178B) Verify that implementation is compliant with specifications ARINC653 architectures development is still difficult Manual translation of specifications to implementation Huge costs of verification and certification 2 AEROTECH09
3 Addressing development process complexity Model-Driven Engineering Approaches/languages for modeling Support for system verification Modeling language as source language for implementation AADL, a modeling language for safety-critical systems Safety-critical systems modeling Describe hardware and software concerns Prone to system analysis Used in several projects (AVSI, Flex-eWare, ASSERT,...) 3 AEROTECH09
4 AADL, backbone language for 653 systems ARINC653 modeling Partitions representation/specification Time and space isolation modeling Requirements Verification (REAL) System verification Check system requirements Detect design errors at an early stage in the development process A A D L m o d e l s Implementation enforces verified requirements Automatic Implementation (Ocarina/POK) Automatic implementation Enforce specification requirements Avoid errors of traditional development methods 4 AEROTECH09
5 ARINC653 system modeling with AADL ARINC653 module modeling with processor component Specify partitions scheduling requirements (major frame, time slots and slots allocation) Describe health monitoring (HM) configuration at module-level A A D L m o d e l s Requirements verification Partitions modeling with process and virtual processor Process components represent partitions content Virtual processor represent partition runtime HM configuration at partition-level Memory requirements (partition size...) Task Task Task Task Partition process Automatic implementation Partition process ARINC653 annex of the AADL Describe modeling patterns 5 AEROTECH09 Partition VP Partition VP ARINC653 module
6 Requirements Enforcement Analysis Language (REAL) Verification language for the AADL Extension of the AADL ; annex language Integrated in the Ocarina AADL toolsuite Requirements Verification (REAL) Verification with dedicated theorems Formulas to check components specification Theorems associated to AADL component i.e: «I check that each process contains at least one thread» A A D L m o d e l s Automatic Implementation (Ocarina/POK) Verification of ARINC653 architectures Set of theorems to check ARINC653 architectures with AADL 6 AEROTECH09
7 Verification patterns example (1) Partition-level scheduling correctness Verification on each node of the distributed system Check that sum of partitions time slots equals the major frame Ensure that each partition is executed Partition 1 needs 1 MB Timeslot : 100ms Partition 2 needs 10 MB Timeslot : 200ms ARINC kernel available memory 5MB;major frame: 300ms Memory requirements Partitions requirements (partition content < requested size) Module requirements (module can allocate enough memory) 7 AEROTECH09
8 Verification patterns example (2) Error coverage Errors that may be raised are handled A recovery procedure is associated The recovery procedure is correct (i.e: a task cannot restart the module) Recovering strategies trade-off Fault propagation analysis Potential transient or permanent errors Impact between different criticality levels Partition 1 Criticality A Divide by Zero in partition 2! Transient impact on partition 1? Permanent impact on partition 1? Partition 2 Criticality B ARINC module 8 AEROTECH09
9 Automatic implementation of ARINC653 systems Specific toolchain for automatic implementation Ocarina: AADL toolsuite with code generation facilities POK: ARINC653 OS (BSD-license) Enforce specifications requirements Specifications as source language Avoid different specification interpretations A A D L m o d e l s Requirements Verification (REAL) Improve system confidence Produce highly-criticaly code (ex: HM or scheduling configuration) Specifications previously verified 9 AEROTECH09 Automatic Implementation (Ocarina/POK)
10 From AADL specifications to ARINC653 code Generate module and partitions code Configure partitions scheduling Set memory requirements Configure communications AADL model Ocarina Compilation with an ARINC653 OS POK, highly configurable OS Automatic configuration from AADL POK, ARINC653 OS Generated code Application code Integration of application-level code Potentially from Simulink, Scade... Compilation/Integration Binary 10 AEROTECH09
11 Generated code for safety-critical systems Analyze kernel and partitions Generate minimal code Remove unused services Compliance with safety-critical domain No dynamic allocation Low complexity algorithms Task Task Task Task Partition process Partition VP Partition VP ARINC653 module Partition process Code generation process Low memory footprint Fit with safety-critical requirements Partition 1 (~ 10 kb) ARINC kernel (~ 15 kb) Partition 2 (~10 kb) 11 AEROTECH09
12 Conclusion AADL, backbone language for ARINC653 systems Supports modeling, verification and automatic code generation AADL annex for ARINC653 system modeling Improve implementation confidence Implementation produced from specifications Errors verified at model-level Ongoing work Automatic code coverage analysis A A D L m o d e l s Requirements Verification (REAL) Automatic Implementation (Ocarina/POK) 12 AEROTECH09
13 Thanks for your attention Visit our AADL portal 13 AEROTECH09
ARINC653 toolset: Ocarina, Cheddar and POK
ARINC653 toolset: Ocarina, Cheddar and POK Julien Delange Laurent Pautet 09/11/09 Context ARINC653 systems Layered architecture Enforce isolation across partitions High-integrity,
More informationModel-Based Engineering for the Development of ARINC653 Architectures
09ATC-0265 Model-Based Engineering for the Development of ARINC653 Architectures Copyright 2009 SAE International Julien Delange, Olivier Gilles, Jérôme Hugues, Laurent Pautet TELECOM ParisTech LTCI UMR
More informationARINC653 annex: examples
ARINC653 annex: examples Julien Delange Laurent Pautet Peter Feiler 10/11/09 Better understanding of ARINC653 systems Help to understand ARINC653 architectures
More informationPOK. An ARINC653-compliant operating system released under the BSD licence. Julien Delange, European Space Agency
POK An ARINC653-compliant operating system released under the BSD licence Julien Delange, European Space Agency Laurent Lec, MakeMeReach Introduction Problems
More informationInvolved subjects in this presentation Security and safety in real-time embedded systems Architectural description, AADL Partitioned architectures
Introduction Problem: security and reliability Purpose: design and implementation of safe/secure systems Help system designers to describe their requirements Ensure safety and security policies enforcement
More informationARINC653 and AADL. Julien Delange Laurent Pautet
ARINC653 and AADL Julien Delange delange@enst.fr Laurent Pautet pautet@enst.fr Background ARINC653, avionics standard Partitioning support Runtime services (communication, ) Partition 1 Partition 2 ARINC653
More informationGenerating high-integrity systems with AADL and Ocarina. Jérôme Hugues, ISAE/DMIA
Generating high-integrity systems with AADL and Ocarina Jérôme Hugues, ISAE/DMIA jerome.hugues@isae.fr Modeling with AADL, what else? AADL is an interesting framework to model and validate complex systems:
More informationARINC653 AADL Annex. Software Engineering Institute Carnegie Mellon University Pittsburgh, PA Julien Delange 07/08/2013
ARINC653 AADL Annex Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 Julien Delange 07/08/2013 Context, Rationale ARINC653 Avionics standard Standardized API (called APEX
More informationInstitut Supérieur de l Aéronautique et de l Espace Ocarina: update and future directions
Institut Supérieur de l Aéronautique et de l Espace Ocarina: update and future directions Jérôme Hugues, ISAE/DMIA jerome.hugues@isae.fr Ocarina story 2004: ESA promoted the use of AADL 1.0 in the context
More informationPOK, an ARINC653-compliant operating system released under the BSD license
POK, an ARINC653-compliant operating system released under the BSD license Julien Delange European Space Agency Keplerlaan 1, 2201AG Noordwijk, The Netherlands julien.delange@esa.int Laurent Lec MakeMeReach
More informationPOK User Guide. POK Team
POK User Guide POK Team February 19, 2014 Contents 1 Introduction 3 1.1 What is POK?.............................. 3 1.2 Purpose of this document........................ 3 1.3 Supported platforms...........................
More informationThe TASTE MBE development toolchain - update & case-studies
The TASTE MBE development toolchain - update & case-studies Julien Delange 18/10/2010 Agenda 1. Overview of the TASTE environment 2. Latest improvements 3. Ongoing projects, conclusion TASTE update & case-studies
More informationTowards AADL to SystemC mapping for partitioned systems. Etienne Borde Laurent Pautet Marc Gatti
Towards AADL to SystemC mapping for partitioned systems Michael Lafaye Etienne Borde Laurent Pautet Marc Gatti Presentation of a First Mapping Prototype: AADL to SystemC for Avionics Partitioned Systems
More informationFrom MDD back to basic: Building DRE systems
From MDD back to basic: Building DRE systems, ENST MDx in software engineering Models are everywhere in engineering, and now in software engineering MD[A, D, E] aims at easing the construction of systems
More informationRAMSES. Refinement of AADL Models for the Synthesis of Embedded Systems. Etienne Borde
Refinement of AADL Models for the Synthesis of Embedded Systems Etienne Borde etienne.borde@telecom-paristech.fr AADL: Architecture Analysis and Design Language We use AADL to model SCES architectures:
More informationTo cite this document
This is an author-depositedd version published in: Eprints ID: 4733 http://oatao.univ-toulouse.fr/ To cite this document: HUGUES Jérôme. AADL, de l'analyse à la génération de code. In: Séminaire DTIM -
More informationThis is an author-deposited version published in: Eprints ID: 3664
This is an author-deposited version published in: http://oatao.univ-toulouse.fr/ Eprints ID: 3664 To cite this document: GILLES, Olivier. HUGUES, Jérôme. Expressing and enforcing user-defined constraints
More informationAn Implementation of the Behavior Annex in the AADL-toolset Osate2
2011 16th IEEE International Conference on Engineering of Complex Computer Systems An Implementation of the Behavior Annex in the AADL-toolset Osate2 Gilles Lasnier, Laurent Pautet Inst. TELECOM - TELECOM
More informationUML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2
UML&AADL 11 An Implementation of the Behavior Annex in the AADL-toolset OSATE2 Jérôme Hugues Gilles Lasnier Laurent Pautet Lutz Wrage jerome.hugues@isae.fr gilles.lasnier@telecom-paristech.fr laurent.pautet@telecom-paristech.fr
More informationAADL : about code generation
AADL : about code generation AADL objectives AADL requirements document (SAE ARD 5296) Analysis and Generation of systems Generation can encompasses many dimensions 1. Generation of skeletons from AADL
More informationThis is an author-deposited version published in: Eprints ID: 10292
Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited
More informationModel Editing & Processing Tools. AADL Committee, San Diego February 4th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
Model Editing & Processing Tools AADL Committee, San Diego February 4th, 2015 Pierre Dissaux Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Software w w w. e l l i d i s s.
More informationLearn AADL concepts in a pleasant way
Learn AADL concepts in a pleasant way Julien DELANGE, Peter FEILER at Software Engineer Institute, Carnegie Mellon University delange@enst.fr, phf@sei.cmu.edu February 24, 2009 Contents 1 Before you start
More informationAADL to build DRE systems, experiments with Ocarina. Jérôme Hugues, ENST
AADL to build DRE systems, experiments with Ocarina Jérôme Hugues, ENST ENST Research topic: Methods for DRE Building a DRE is still a complex issue: RT-CORBA, DDS are only partial solutions Still difficult
More informationModeling and verification of memory architectures with AADL and REAL
Modeling and verification of memory architectures with AADL and REAL Stéphane Rubini, Frank Singhoff LISyC - University of Brest - UEB 20, Avenue Le Gorgeu, CS 93837 29238 Brest Cedex 3, France {stephane.rubini,frank.singhoff}@univ-brest.fr
More informationAUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel. Alexander Züpke, Marc Bommert, Daniel Lohmann
AUTOBEST: A United AUTOSAR-OS And ARINC 653 Kernel Alexander Züpke, Marc Bommert, Daniel Lohmann alexander.zuepke@hs-rm.de, marc.bommert@hs-rm.de, lohmann@cs.fau.de Motivation Automotive and Avionic industry
More informationARINC653 AADL Annex Update
ARINC653 AADL Annex Update Software Engineering Institute Carnegie Mellon University Pittsburgh, PA 15213 Julien Delange AADL Meeting February 15 Report Documentation Page Form Approved OMB No. 0704-0188
More informationExecutable AADL. Real Time Simulation of AADL Models. Pierre Dissaux 1, Olivier Marc 2.
Executable AADL Real Time Simulation of AADL Models Pierre Dissaux 1, Olivier Marc 2 1 Ellidiss Technologies, Brest, France. 2 Virtualys, Brest, France. pierre.dissaux@ellidiss.com olivier.marc@virtualys.com
More informationThe Ocarina Tool Suite. Thomas Vergnaud
The Ocarina Tool Suite Motivation 2 ENST is developing a middleware architecture: PolyORB generic, configurable, interoperable enables middleware verification create a tool chain
More informationSystem-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex)
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex) AADL Standards Meeting June 6., 2011 Jean-Pierre Talpin, INRIA Parts of this presentation are joint work with Paul,
More informationAUTOBEST: A microkernel-based system (not only) for automotive applications. Marc Bommert, Alexander Züpke, Robert Kaiser.
AUTOBEST: A microkernel-based system (not only) for automotive applications Marc Bommert, Alexander Züpke, Robert Kaiser vorname.name@hs-rm.de Outline Motivation AUTOSAR ARINC 653 AUTOBEST Architecture
More informationPROCESS VIRTUAL MEMORY. CS124 Operating Systems Winter , Lecture 18
PROCESS VIRTUAL MEMORY CS124 Operating Systems Winter 2015-2016, Lecture 18 2 Programs and Memory Programs perform many interactions with memory Accessing variables stored at specific memory locations
More informationFiji VM Safety Critical Java
Fiji VM Safety Critical Java Filip Pizlo, President Fiji Systems Inc. Introduction Java is a modern, portable programming language with wide-spread adoption. Goal: streamlining debugging and certification.
More informationCertification Authorities Software Team (CAST) Position Paper CAST-25
Certification Authorities Software Team (CAST) Position Paper CAST-25 CONSIDERATIONS WHEN USING A QUALIFIABLE DEVELOPMENT ENVIRONMENT (QDE) IN CERTIFICATION PROJECTS COMPLETED SEPTEMBER 2005 (Rev 0) NOTE:
More informationAADL Subsets Annex Update
AADL Subsets Annex Update V. Gaudel, P. Dissaux, A. Plantec, F. Singhoff, J. Hugues*, J. Legrand University of Brest/UBO, Lab-Sticc, France Ellidiss Technologies, France *Institut Supérieur de l Aéronautique
More informationAADL committee, Valencia October 2 nd, Pierre Dissaux (Ellidiss) Maxime Perrotin (ESA)
AADL committee, Valencia October 2 nd, 2014 Pierre Dissaux (Ellidiss) Maxime Perrotin (ESA) what is TASTE? A tool-chain targeting heterogeneous, embedded systems, using a model-centric development approach
More informationUpdate on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior
October 19, 2010 BLESS Progress Report (1) Update on Behavior Language for Embedded Systems with Software for Proof Based Analysis of Behavior Brian Larson Multitude Corporation October 19, 2010 October
More informationSimulink 모델과 C/C++ 코드에대한매스웍스의정형검증툴소개 The MathWorks, Inc. 1
Simulink 모델과 C/C++ 코드에대한매스웍스의정형검증툴소개 2012 The MathWorks, Inc. 1 Agenda Formal Verification Key concept Applications Verification of designs against (functional) requirements Design error detection Test
More informationAn Information Model for High-Integrity Real Time Systems
An Information Model for High-Integrity Real Time Systems Alek Radjenovic, Richard Paige, Philippa Conmy, Malcolm Wallace, and John McDermid High-Integrity Systems Group, Department of Computer Science,
More informationModel-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment
Model-Driven Engineering Approach for Simulating Virtual Devices in the OSATE 2 Environment Fáber D. Giraldo and Mónica M. Villegas Abstract Simulating devices while developing software for embedded systems
More informationPDP 4PS : Periodic Delayed Protocol for Partitioned Systems
PDP 4PS : Periodic Delayed Protocol for Partitioned Systems Authors: Antoine Jaouën Etienne Borde Laurent Pautet Thomas Robert firstname.lastname@telecom-paristech.fr Introduction & Issues ontext Safety
More informationCombining SysML and AADL for the Design, Validation and Implementation of Critical Systems
Combining SysML and AADL for the Design, Validation and Implementation of Critical Systems Pierre De Saqui-Sannes, Jérôme Hugues To cite this version: Pierre De Saqui-Sannes, Jérôme Hugues. Combining SysML
More informationCommercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory
Commercial Real-time Operating Systems An Introduction Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory swamis@iastate.edu Outline Introduction RTOS Issues and functionalities LynxOS
More informationVirtualización. Apolinar González Alfons Crespo
Virtualización Apolinar González Alfons Crespo OUTLINE Introduction Virtualisation techniques Hypervisors and real-time TSP Roles and functions Scheduling issues Case study: XtratuM 2 Conceptos previos
More informationQuery Language for AADLv2, Jérôme Hugues, ISAE Serban Gheorghe, Edgewater
Query Language for AADLv2, Jérôme Hugues, ISAE Serban Gheorghe, Edgewater Outline 1. Discussion from previous meetings 2. Defining elements for a DSL, inputs from the meta model 3. Defining elements for
More informationThis is an author-deposited version published in: Eprints ID: 13515
Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited
More informationFrom the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite
From the Prototype to the Final Embedded System Using the Ocarina AADL Tool Suite JEROME HUGUES GET-Télécom Paris LTCI-UMR 5141 CNRS and BECHIR ZALILA GET-Télécom Paris LTCI-UMR 5141 CNRS and LAURENT PAUTET
More informationSPIN Operating System
SPIN Operating System Motivation: general purpose, UNIX-based operating systems can perform poorly when the applications have resource usage patterns poorly handled by kernel code Why? Current crop of
More informationAADL Tools & Technology. AADL committee 22 April Pierre Dissaux. Ellidiss. T e c h n o l o g i e s. w w w. e l l i d i s s.
AADL Tools & Technology AADL committee 22 April 2013 Pierre Dissaux Ellidiss T e c h n o l o g i e s w w w. e l l i d i s s. c o m Independent SW tool editor: Ellidiss Software w w w. e l l i d i s s.
More informationVerification and Test with Model-Based Design
Verification and Test with Model-Based Design Flight Software Workshop 2015 Jay Abraham 2015 The MathWorks, Inc. 1 The software development process Develop, iterate and specify requirements Create high
More informationMATLAB 에서작업한응용프로그램의공유 : App 에서부터웹서비스까지
MATLAB 에서작업한응용프로그램의공유 : App 에서부터웹서비스까지 Application Engineer 엄준상 2013 The MathWorks, Inc. 1 Application Deployment with MATLAB Suppliers MATLAB Author Clients Organization Group Members Collaborators 2
More informationAADL Inspector Tutorial. ACVI Workshop, Valencia September 29th, Pierre Dissaux. Ellidiss. Technologies w w w. e l l i d i s s.
AADL Inspector Tutorial ACVI Workshop, Valencia September 29th, 2014 Pierre Dissaux Ellidiss Technologies w w w. e l l i d i s s. c o m Independent Technology Provider: Ellidiss Software w w w. e l l i
More informationChapter 8: Memory- Management Strategies. Operating System Concepts 9 th Edition
Chapter 8: Memory- Management Strategies Operating System Concepts 9 th Edition Silberschatz, Galvin and Gagne 2013 Chapter 8: Memory Management Strategies Background Swapping Contiguous Memory Allocation
More informationA Model-Based Reference Workflow for the Development of Safety-Related Software
A Model-Based Reference Workflow for the Development of Safety-Related Software 2010-01-2338 Published 10/19/2010 Michael Beine dspace GmbH Dirk Fleischer dspace Inc. Copyright 2010 SAE International ABSTRACT
More informationUsing SCADE to Develop Mission-critical High-quality Radar Application Software
Using SCADE to Develop Mission-critical High-quality Radar Application Software Bernard Dion and Aubanel Monnier Esterel Technologies, Parc Euclide 8 rue Blaise Pascal, F-78990, Elancourt, France bernard.dion@esterel-technologies.com
More informationRapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina
Rapid Prototyping of Distributed Real-Time Embedded Systems Using the AADL and Ocarina Jérôme HUGUES, Bechir ZALILA, Laurent PAUTET GET-Télécom Paris LTCI-UMR 5141 CNRS 46, rue Barrault, F-75634 Paris
More informationAn implementation of the AADL-BA Behavior Annex front-end: an OSATE2 Eclipse plug-in
An implementation of the AADL-BA Behavior Annex front-end: an OSATE2 Eclipse plug-in Etienne Borde Gilles Lasnier Sébastien Gardoll Laurent Pautet Jérôme Hugues Fabien Cadoret borde@telecom-paristech.fr
More informationTASTE-Linux distribution documentation v1.1
TASTE-Linux distribution documentation v1.1 Julien Delange May 26, 2011 2 Contents 1 Introduction to the TASTE Linux distribution 5 1.1 Availability........................................... 5 2 Use the
More informationPattern-Based Analysis of an Embedded Real-Time System Architecture
Pattern-Based Analysis of an Embedded Real-Time System Architecture Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 Outline Introduction to SAE AADL Standard The case study Towards
More informationThis is an author-deposited version published in: Eprints ID: 10939
Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited
More informationParallel Assertion Processing using Memory Snapshots
Parallel Assertion Processing using Memory Snapshots Junaid Haroon Siddiqui Muhammad Faisal Iqbal Derek Chiou UCAS5 26 April 2009 Motivation Importance of Assertions Parallel Assertion Processing Memory
More informationFunctional Safety and Safety Standards: Challenges and Comparison of Solutions AA309
June 25th, 2007 Functional Safety and Safety Standards: Challenges and Comparison of Solutions AA309 Christopher Temple Automotive Systems Technology Manager Overview Functional Safety Basics Functional
More informationChoosing IP-XACT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms
hoosing IP-XAT IEEE 1685 standard as a unified description for timing and power performance estimations in virtual platforms platforms Emmanuel Vaumorin (Magillem Design Services) Motivation New needs
More informationChapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao
Chapter 39: Concepts of Time-Triggered Communication Wenbo Qiao Outline Time and Event Triggered Communication Fundamental Services of a Time-Triggered Communication Protocol Clock Synchronization Periodic
More informationSTRAST. UPMSat-2 On-board computers. Grupo de Sistemas de Tiempo Real y Arquitectura de Servicios Telemáticos Universidad Politécnica de Madrid.
On-board computers Grupo de Sistemas de Tiempo Real y Arquitectura de Servicios Telemáticos Universidad Politécnica de Madrid dit UPM Computers in spacecraft Computers are used on board of spacecraft for
More informationModelling Avionics Architectures
Modelling Avionics Architectures Julien Delange Hollywood, Florida 24/01/2011 ESA UNCLASSIFIED For Official Use Rationale 1. System architectures don t differ significantly a. One OBC that communicate
More informationSeparating Access Control Policy, Enforcement, and Functionality in Extensible Systems. Robert Grimm University of Washington
Separating Access Control Policy, Enforcement, and Functionality in Extensible Systems Robert Grimm University of Washington Extensions Added to running system Interact through low-latency interfaces Form
More informationTowards the integration of Overture and TASTE
Towards the integration of Overture and TASTE T. Fabbri 1, M. Verhoef 2, V. Bandur 3, M. Perrotin 2, T. Tsiodras 2, P.G. Larsen 3 with many thanks to K.G. Lausdahl and P.W.V. Tran-Jørgensen work performed
More informationSECURIFY: A COMPOSITIONAL APPROACH OF BUILDING SECURITY VERIFIED SYSTEM
1 SRIFY: A COMPOSITIONAL APPROACH OF BUILDING SRITY VERIFIED SYSTEM Liu Yang, Associate Professor, NTU SG-CRC 2018 28 March 2018 2 Securify Approach Compositional Security Reasoning with Untrusted Components
More informationSegmentation with Paging. Review. Segmentation with Page (MULTICS) Segmentation with Page (MULTICS) Segmentation with Page (MULTICS)
Review Segmentation Segmentation Implementation Advantage of Segmentation Protection Sharing Segmentation with Paging Segmentation with Paging Segmentation with Paging Reason for the segmentation with
More informationWorkshop 1: Specification for SystemC-AADL interoperability
Workshop 1: System Design in Avionics & Space Specification for -AADL interoperability Eugenio Villar Eduardo de las Heras Microelectronic Engineering Group University of Cantabria Outline Motivations
More informationCrisis and paradox in distributed-systems development
IEEE DISTRIBUTED SYSTEMS ONLINE 1541-4922 2005 Published by the IEEE Computer Society Vol. 6, No. 3; March 2005 Department Editor: Olivier Marin, http://www.cs.vu.nl/~omarin/, Laboratoire d'informatique
More informationSub-capacity (Virtualization) License Counting Rules
IBM Passport Advantage Software Sub-capacity (Virtualization) License Counting Rules Sun Microsystems & Fujitsu Virtualization Environments NOTE: Please use these rules along with the IBM Passport Advantage
More informationDesign and Implementation of Real-Time Distributed Systems with the ASSERT Virtual Machine
Design and Implementation of Real-Time Distributed Systems with the ASSERT Virtual Machine Juan Zamorano, Juan A. de la Puente Universidad Politécnica de Madrid (UPM) E-28040 Madrid, Spain jzamora@fi.upm.es,
More informationAdvanced Memory Management
Advanced Memory Management Main Points Applications of memory management What can we do with ability to trap on memory references to individual pages? File systems and persistent storage Goals Abstractions
More informationSCADE AADL. Thierry Le Sergent, Adnan Bouakaz, Guilherme Goretkin (ANSYS)
SCADE AADL Thierry Le Sergent, Adnan Bouakaz, Guilherme Goretkin (ANSYS) thierry.lesergent@ansys.com ANSYS Esterel Technologies 9, rue Michel Labrousse, 31100, Toulouse, France adnan.bouakaz@ansys.com
More informationUpdate on AADL Requirements Annex
Open-PEOPLE Open Power and Energy Optimization PLatform and Estimator Update on AADL Requirements Annex Dominique BLOUIN* *Lab-STICC, Université de Bretagne Sud, Lorient, FRANCE AADL Standards Meeting,
More informationAADL performance analysis with Cheddar : a review
AADL performance analysis with Cheddar : a review P. Dissaux*, J. Legrand*, A. Plantec+, F. Singhoff+ *Ellidiss Technologies, France +University of Brest/UBO, LISyC, France Talk overview 1. Cheddar project
More informationOperating Systems. 09. Memory Management Part 1. Paul Krzyzanowski. Rutgers University. Spring 2015
Operating Systems 09. Memory Management Part 1 Paul Krzyzanowski Rutgers University Spring 2015 March 9, 2015 2014-2015 Paul Krzyzanowski 1 CPU Access to Memory The CPU reads instructions and reads/write
More informationThis is an author-deposited version published in: Eprints ID: 9287
Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited
More informationTessellation: Space-Time Partitioning in a Manycore Client OS
Tessellation: Space-Time ing in a Manycore Client OS Rose Liu 1,2, Kevin Klues 1, Sarah Bird 1, Steven Hofmeyr 3, Krste Asanovic 1, John Kubiatowicz 1 1 Parallel Computing Laboratory, UC Berkeley 2 Data
More informationFDS and Intel MPI. Verification Report. on the. FireNZE Linux IB Cluster
Consulting Fire Engineers 34 Satara Crescent Khandallah Wellington 6035 New Zealand FDS 6.7.0 and Intel MPI Verification Report on the FireNZE Linux IB Cluster Prepared by: FireNZE Dated: 11 August 2018
More informationvirtual memory Page 1 CSE 361S Disk Disk
CSE 36S Motivations for Use DRAM a for the Address space of a process can exceed physical memory size Sum of address spaces of multiple processes can exceed physical memory Simplify Management 2 Multiple
More informationRedundancy in fault tolerant computing. D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992
Redundancy in fault tolerant computing D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992 1 Redundancy Fault tolerance computing is based on redundancy HARDWARE REDUNDANCY Physical
More informationTowards a Resilient Operating System for Wireless Sensor Networks
Towards a Resilient Operating System for Wireless Sensor Networks Hyoseung Kim Hojung Cha Yonsei University, Korea 2006. 6. 1. Hyoseung Kim hskim@cs.yonsei.ac.kr Motivation (1) Problems: Application errors
More informationEngineering of Reliable Software Systems
Engineering of Reliable Software Systems Compliance of functional and non functional requirements of embedded bdddsystems by model driven software engineering Dipl.-Ing. Harald Hauff Prof. Dr. Hermann
More informationTaming Multi-Paradigm Integration in a Software Architecture Description Language
Taming Multi-Paradigm Integration in a Software Architecture Description Language Daniel Balasubramanian, Tihamer Levendovszky, Abhishek Dubey, and Gábor Karsai Institute for Software Integrated Systems
More informationA Component Model and Software Architecture for CPS
A Component Model and Software Architecture for CPS Abhishek Dubey, Gabor Karsai, Nagabhushan Mahadevan ISIS/Vanderbilt University NASA Cooperative Agreement NNX08AY49A Outline Software components for
More informationCS 261 Fall Mike Lam, Professor. Virtual Memory
CS 261 Fall 2016 Mike Lam, Professor Virtual Memory Topics Operating systems Address spaces Virtual memory Address translation Memory allocation Lingering questions What happens when you call malloc()?
More informationComputer Fundamentals: Operating Systems, Concurrency. Dr Robert Harle
Computer Fundamentals: Operating Systems, Concurrency Dr Robert Harle This Week The roles of the O/S (kernel, timeslicing, scheduling) The notion of threads Concurrency problems Multi-core processors Virtual
More informationChapter 8: Memory- Management Strategies. Operating System Concepts 9 th Edition
Chapter 8: Memory- Management Strategies Operating System Concepts 9 th Edition Silberschatz, Galvin and Gagne 2013 Chapter 8: Memory Management Strategies Background Swapping Contiguous Memory Allocation
More informationChapter 8: Memory- Management Strategies
Chapter 8: Memory Management Strategies Chapter 8: Memory- Management Strategies Background Swapping Contiguous Memory Allocation Segmentation Paging Structure of the Page Table Example: The Intel 32 and
More informationPlatform modeling and allocation
Platform modeling and allocation Systems Engineering BSc Course Budapest University of Technology and Economics Department of Measurement and Information Systems Traceability Platform-based systems design
More informationCompute Node Linux (CNL) The Evolution of a Compute OS
Compute Node Linux (CNL) The Evolution of a Compute OS Overview CNL The original scheme plan, goals, requirements Status of CNL Plans Features and directions Futures May 08 Cray Inc. Proprietary Slide
More informationInternational Journal of Current Research and Modern Education (IJCRME) ISSN (Online): ( Volume I, Issue II, 2016
A CASE STUDY OF IMPLEMENTING A GDB INTERFACE BETWEEN AN ARM BASED IC SIMULATOR AND GNU DEBUGGER H. S. Sachin Kumar* & Trisila Devi Nagavi** Department of Computer Science & Engineering, Sri Jaya Chamarajendra
More informationMemory management. Last modified: Adaptation of Silberschatz, Galvin, Gagne slides for the textbook Applied Operating Systems Concepts
Memory management Last modified: 26.04.2016 1 Contents Background Logical and physical address spaces; address binding Overlaying, swapping Contiguous Memory Allocation Segmentation Paging Structure of
More informationSEI/CMU Efforts on Assured Systems
Unclassified//For Official Use Only SEI/CMU Efforts on Assured Systems 15 November 2018 *** Greg Shannon CERT Division Chief Scientist Software Engineering Institute Carnegie Mellon University Pittsburgh,
More information198:231 Intro to Computer Organization. 198:231 Introduction to Computer Organization Lecture 14
98:23 Intro to Computer Organization Lecture 4 Virtual Memory 98:23 Introduction to Computer Organization Lecture 4 Instructor: Nicole Hynes nicole.hynes@rutgers.edu Credits: Several slides courtesy of
More informationINTEGRATING SYSTEM AND SOFTWARE ENGINEERING FOR CERTIFIABLE AVIONICS APPLICATIONS
INTEGRATING SYSTEM AND SOFTWARE ENGINEERING FOR CERTIFIABLE AVIONICS APPLICATIONS Thierry Le Sergent Mathieu Viala Alain Le Guennec Frédéric Roméas thierry.lesergent@esterel-technologies.com mathieu.viala@esterel-technologies.com
More informationModel Verification: Return of experience
Model Verification: Return of experience P. Dissaux 1, P. Farail 2 1: Ellidiss Technologies, 24, quai de la douane, 29200 Brest, France 2: Airbus Operations SAS, 316 route de Bayonne, 31060 Toulouse, France
More information