PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
|
|
- Jonah Powers
- 6 years ago
- Views:
Transcription
1 PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
2 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth > 1 GHz (challenge!) Relatively short buffer size Medium event-rate capability (up to 100 KHz) 130 nm CMOS 10/27/2012 2
3 PSEC-4 ASIC: an overview GSa/a Waveform Sampling ASIC Designed as part of the Large-Area Picosecond Photo-Detector (LAPPD) project ACTUAL PERFORMANCE Sampling Rate GSa/s # Channels 6 Sampling Depth Input Noise 256 points ( ns) per channel <1 mv RMS Analog Bandwidth 1.5 GHz (f 3dB ) ADC conversion (ramp-compare) Dynamic Range Readout Latency Up to 12 bit (10 ENOB) 1.6 GHz V 2 µs (min) 16 µs (max) 6-channel PSEC-4 evaluation board in use at LAPPD micro-channel plate (MCP) test stand Signals from the large-area MCP tile are acquired from a 50-ohm transmission line anode. The relative timing between signals captured at both terminals of the microstrip anode is used to determine the position of a detector event. Dual-end readout of LAPPD 20x20 cm 2 MCP w/ 10 GSa/s -- left anode strip -- right anode strip
4 PSEC-4 ASIC: target application 10/27/2012 4
5 Architecture Overview & functional control Design requires (mostly) parallel control via FPGA/external DACs future serial interface/internal DACs? 10/27/2012 5
6 Architecture: pinout Decent separation of digital/analog signals future, better isolation is probably a good idea when considering board 10/27/ design/power plane separation
7 PSEC-4 timing diagram* *PSEC-3 timing shown (roughly the same), though PSEC-4 can run readout 2x faster future move (some) state machine control inside ASIC? 10/27/2012 7
8 Switched capacitor array sampling: analog down-conversion Write pointer passed along array - generates sampling window (~5-10 switches closed at once): LAPPD Collaboration [GHz sampling MHz readout: useful in most triggered event applications] Input 20fF Timing generation with a delay locked loop (DLL): Tiny charge: 1mV ~ 100e - Phase Comparator Charge pump To switched capacitor array sample & hold locked 10GSa/s w/ on chip DLL 10/27/2012 8
9 Delay Line Unit T(N)0-2 L/W determines sampling rate range. PSEC-4 delay line made from 256 of these units. A dual (rising & falling edge) phase comparator and charge pump (+digital logic) were implemented to delay-lock the input and 10/27/2012 output clocks for continuous sampling 9
10 PSEC-4 sampling rate Sampling rates GSa/s possible, BUT best jitter performance is when delay line is running fastest Should target sampling rate to application. Slow down (shift plot lower) if necessary -Continue 10/27/ using on-chip DLL?
11 Sampling Window Generation (8x delay stage) The sampling strobe is fixed to 8x the individual delay stage (i.e GSPS). Allowed plenty of time for RC settling on sampling cell. -How correlated are samples? - In future, should generate both the sampling strobe and its complement at the source to reduce timing calibrations 10/27/
12 Sampling Window Generation (8x delay stage) Bench testing: Indicative of correlation The sampling strobe is fixed to 8x the individual between delay adjacent stage (i.e. sample GSPS). Allowed plenty of time for cells RC settling if noise is on purely white sampling cell. -How correlated are samples? - In future, should generate both the sampling strobe and its complement at the source to reduce timing calibrations 10/27/
13 Sampling Cell Array (1 unit) Current design is extremely simple and robust. C_sample~20fF including parasitics. Input coupling > 2GHz. Future design enhancements? 10/27/
14 Sampling Cell Array (1 unit) Current design is extremely simple and robust. C_sample~20fF including parasitics Future design enhancements? 10/27/
15 Wilkinson Comparator (integrated w/ sampling cell) Excellent dynamic range (~1V) and linearity. However, NOT compact. Will need to consider options in a large analog storage array design 10/27/
16 Analog Bandwidth Bandwidth was carefully considered in PSEC-4 design. Probably reached limit of irreducible parasitics with current architecture. Shorter sampling array? 10/27/
17 Analog Bandwidth Bandwidth was carefully considered in PSEC-4 design. Probably reached limit of irreducible parasitics with current architecture. Shorter sampling array? 10/27/
18 Analog Bandwidth Bandwidth was carefully considered in PSEC-4 design. Probably reached limit of irreducible parasitics with current architecture. Shorter sampling array? 10/27/
19 ADC (Wilkinson) 12 bit asynch. counter + 1 level of digital storage per bit. Start/stop logic latched to comparator output + clocked by on-chip (per channel) ring oscillator 10/27/
20 ADC ring oscillator 5 stage ring oscillator using same delay units as delay line. Dedicated monitor circuit monitored with FPGA for frequency servo-control. Digital fan-out of clock on a per-channel basis 10/27/
21 ADC speed and power 10/27/
22 Linearity 10/27/
23 Linearity ADC scale determined by ramp slope (C_ext, Ramp_bias) and ring 10/27/2012 oscillator target frequency (firmware controlled) 23
24 Noise What s PSEC-4 s dominant noise source? 10/27/
25 Readout Slow (~40MHz tested), token readout architecture in PSEC-4 to a chip-wide 12 bit data bus. Limited by data bus capacitance. Completely replace in a new design. Fast serial readout (shift register) to LVDS drivers off-chip 10/27/
26 Readout Slow (~40MHz tested), token readout architecture in PSEC-4 to a chip-wide 12 bit data bus. Limited by data bus capacitance. Completely replace in a new design. Fast serial readout (shift register) to LVDS drivers off-chip. Send clock w/ data. 10/27/
27 Self-triggering Works ok. A bit of work to optimize bias parameters. PSEC-4 sends a trigger out bit for each channel. -Add amplifier stage before discriminator? (more robust triggering for low thresholds) -Encode trigger out bits? (save pins) 10/27/
28 Oscilloscope on a Chip? Not quite a modified approximation: LAPPD Collaboration + For example, a raw PSEC-3 readout (10 GS/s) of 120 MHz, 150 mv rms sine wave: 10/27/
29 Waveform Digitizer (Voltage) Calibration LAPPD Collaboration + Fixed cell-tocell pedestal variations ADC countto-voltage LUT = Straightforward to implement these corrections in an FPGA (need to apply these calibrations in order to further process data) 10/27/
30 Further Calibrations LAPPD Collaboration Time base correction: Keep overall sampling rate constant (or correct for drift) DONE w/ on-chip DLL Correct for cell-to-cell variations in sampling rate (nominal 10 Gsa/s) ~13% spread in Δt values 240 MHz sine with all calibrations applied (PSEC-4) Ready to go 10/27/
31 Summary Consolidate future design considerations prioritize design changes/needed simulations With a deeper buffer (a required upgrade), an overall new architecture is likely necessary. Certain design units potentially can be resused (trigger, delay unit, ADC register, etc ) 10/27/
32 10/27/
33 PSEC-3 persistence ( ghost pulses ) Varied sampling window size, and observed residual pulse 1,2, and 3 cycles after initial trigger. 10/27/
34 PSEC-3 persistance ( ghost pulses ) 10/27/
[DRAFT] PSEC-5 Specifications and Design Studies [DRAFT]
Introduction On October 27, 2012, a meeting was held at the University of Chicago to discuss desired specifications and possible architectures for a PSEC-5 ASIC. The following individuals participated
More informationA NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS
Stefan Ritt, Paul Scherrer Institute, Switzerland A NEW TIMING CALIBRATION METHOD FOR SWITCHED CAPACITOR ARRAY CHIPS TO ACHIEVE SUB-PICOSECOND RESOLUTIONS 13 March 2014 Workshop on Picosecond Photon Sensors,
More informationA 20 GSa/s 8b ADC with a 1 MB Memory in 0.18 µm CMOS
A 20 GSa/s 8b ADC with a 1 MB Memory in 0.18 µm CMOS Ken Poulton, Robert Neff, Brian Setterberg, Bernd Wuppermann, Tom Kopley, Robert Jewett, Jorge Pernillo, Charles Tan, Allen Montijo 1 Agilent Laboratories,
More informationAnode Electronics Crosstalk on the ME 234/2 Chamber
Anode Electronics Crosstalk on the ME 234/2 Chamber Nikolay Bondar, Sergei Dolinsky, Nikolay Terentiev August 2002 Introduction An anode crosstalk probability higher than the allowed limit of 5% was observed
More informationScintillator-strip Plane Electronics
Scintillator-strip Plane Electronics Mani Tripathi Britt Holbrook (Engineer) Juan Lizarazo (Grad student) Peter Marleau (Grad student) Tiffany Landry (Junior Specialist) Cherie Williams (Undergrad student)
More informationAlternative Front-End Electronics (for LBNE & PET) Kurtis Nishimura University of Hawaii LAPPD Collaboration Review December 8, 2011
Alternative Front-End Electronics (for LBNE & PET) Kurtis Nishimura University of Hawaii LAPPD Collaboration Review December 8, 2011 Why consider alternative ASICs? PSEC-4 has demonstrated: 6 channels,
More informationA variety of ECONseries modules provide economical yet flexible solutions. Waveform Generation
ECONseries BUS: USB Type: Economy, Mini-Instruments ECONseries Economy USB Mini-Instruments Flexible Yet Economical A variety of low-cost ECONseries modules are available to provide flexible yet economical
More informationPXDAC4800. Product Information Sheet. 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES APPLICATIONS OVERVIEW
Product Information Sheet PXDAC4800 1.2 GSPS 4-Channel Arbitrary Waveform Generator FEATURES 4 AC-Coupled or DC-Coupled DAC Channel Outputs 14-bit Resolution @ 1.2 GSPS for 2 Channels or 600 MSPS for 4
More informationCHAPTER 4 DUAL LOOP SELF BIASED PLL
52 CHAPTER 4 DUAL LOOP SELF BIASED PLL The traditional self biased PLL is modified into a dual loop architecture based on the principle widely applied in clock and data recovery circuits proposed by Seema
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationAdvanced NI-DAQmx Programming Techniques with LabVIEW
Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your
More informationASNT1016-PQA 16:1 MUX-CMU
16:1 MUX-CMU 16 to 1 multiplexer (MUX) with integrated CMU (clock multiplication unit). PLL-based architecture featuring both counter and forward clocking modes. Supports multiple data rates in the 9.8-12.5Gb/s
More information6220 Ethernet-Based Voltage Measurement Module
Ethernet-Based Voltage Measurement Module Features 12 voltage inputs 16-bit, 100 khz per channel sample rate ±10 V input range Eight digital I/O Simultaneous sampling BNC connectors Multiple trigger modes
More informationUSB 1608G Series USB Multifunction Devices
USB Multifunction Devices Features 16-bit high-speed USB devices Acquisition rates ranging from 250 ks/s to 500 ks/s differential (DIFF) or 16 singleended (SE) analog inputs (softwareselectable) Up to
More informationUSB 1608G Series USB Multifunction Devices
USB Multifunction Devices Features 16-bit high-speed USB devices Acquisition rates ranging from 250 ks/s to 500 ks/s differential (DIFF) or 16 singleended (SE) analog inputs (softwareselectable) Up to
More informationGSI Event-driven TDC with 4 Channels GET4. Harald Deppe, EE-ASIC Holger Flemming, EE-ASIC. Holger Flemming
GSI Event-driven TDC with 4 Channels GET4, EE-ASIC, EE-ASIC Schematic DLL N Delay Elements Reference Clock Phasedetector & Charge Pump Schematic DoubleBin DLL N Delay Elements Reference Clock Phasedetector
More informationPLATINUM BY MSB TECHNOLOGY
Features Designed specifically for high resolution digital audio True voltage output, no I/V converter required Low unbuffered output impedance 500 Ohms Built in high speed buffer (B only) Ultra high dynamic
More informationIEEE Proof Web Version
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 56, NO. 3, JUNE 2009 1 A Portable Readout System for Microstrip Silicon Sensors (ALIBAVA) Ricardo Marco-Hernández and ALIBAVA COLLABORATION Abstract A readout
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More information6220 Ethernet-Based Voltage Measurement Module
6220 Ethernet-Based Voltage Measurement Module Features 12 voltage inputs 16-bit, 100-kHz per channel sample rate ±10V input range Eight digital I/O Simultaneous sampling BNC connectors Multiple trigger
More informationADC Bit, 20MHz CMOS A/D Converters
PRODUCT OVERVIEW DATEL's is an 8-bit, MHz sampling, CMOS, subranging (two-pass) A/D converter. It processes signals at speeds comparable to a full fl ash converter by using a sub-ranging conversion technique
More informationDaqBoard/1000. Series 16-Bit, 200-kHz PCI Data Acquisition Boards
16-Bit, 200-kHz PCI Data Acquisition Boards Features 16-bit, 200-kHz A/D converter 8 differential or 16 single-ended analog inputs (software selectable per channel) Up to four boards can be installed into
More informationExtremely Fast Detector for 511 kev Gamma
Extremely Fast Detector for 511 kev Gamma V. Sharyy, D. Yvon, G. Tauzin, E.Delagnes, Ph. Abbon, J P. Bard, M. Kebbiri, M. Alokhina, C. Canot IRFU, CEA D. Breton, J. Maalmi LAL,IN2P3 Journée 2015 du Labex
More informationNevis ADC Design. Jaroslav Bán. Columbia University. June 4, LAr ADC Review. LAr ADC Review. Jaroslav Bán
Nevis ADC Design Columbia University June 4, 2014 Outline The goals of the project Introductory remarks The road toward the design Components developed in Nevis09, Nevis10 and Nevis12 Nevis13 chip Architecture
More informationAGIPD1.0 -> AGIPD1.1 Status / Plans
AGIPD1.0 -> AGIPD1.1 Status / Plans A. Allahgholi 2, J. Becker 2, R. Dinapoli 1, P. Goettlicher 2, M. Gronewald 4, H. Graafsma 2,5, D. Greiffenberg 1, H. Hirsemann 2, S. Jack 2, R. Klanner 3, A. Klyuev
More informationALIBAVA: A portable readout system for silicon microstrip sensors
ALIBAVA: A portable readout system for silicon microstrip sensors Marco-Hernández, R. a, Bernabeu, J. a, Casse, G. b, García, C. a, Greenall, A. b, Lacasta, C. a, Lozano, M. c, Martí i García, S. a, Martinez,
More informationCompact 8 in 1 Multi-Instruments SF Series
Oscilloscope/ Spectrum Analyzer/ Data Recorder 1 GHz analog input bandwidth Automated Response Analyzer range: 1 Hz to 15 MHz Arbitrary Waveform Generator 1 mhz to 15 MHz output frequency Logic Analyzer
More informationWaveform and Timing Generator Description
I. Abstract A PC-controlled Waveform and Timing Generator (WTG) Instrument was developed using the Opal Kelly XEM3001 PCB mated with an Optiphase custom adapter PCB. The WTG Instrument was developed to
More informationDevelopment of a New TDC LSI and a VME Module
Presented at the 2001 IEEE Nuclear Science Symposium, San Diego, Nov. 3-10, 2001. To be published in IEEE Trans. Nucl. Sci. June, 2002. Development of a New TDC LSI and a VME Module Yasuo Arai, Member,
More informationPicosecond Time-of-Flight System Clock Distribution Subsystem
University of Chicago Argonne National Lab Picosecond Time-of-Flight System Clock Distribution Subsystem -- PRELIMINARY -- August 15 th, 2007 Version 0.3 John T. Anderson 1, Karen Byrum 1, Gary Drake 1,
More informationECE 497 JS Lecture - 21 Noise in Digital Circuits
ECE 497 JS Lecture - 21 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - NL05 program available -
More informationThis Part-B course discusses design techniques that are used to reduce noise problems in large-scale integration (LSI) devices.
Course Introduction Purpose This Part-B course discusses design techniques that are used to reduce noise problems in large-scale integration (LSI) devices. Objectives Learn approaches and design methods
More informationRT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
More informationCompuScope Ultra-fast waveform digitizer card for PCI bus. APPLICATIONS. We offer the widest range of
We offer the widest range of high-speed and high-resolution digitizers available on the market CompuScope 1602 Ultra-fast waveform digitizer card for PCI bus today. Our powerful PC-based instrumentation
More informationALIBAVA: A portable readout system for silicon microstrip sensors
ALIBAVA: A portable readout system for silicon microstrip sensors Marco-Hernández, R. a, Bernabeu, J. a, Casse, G. b, García, C. a, Greenall, A. b, Lacasta, C. a, Lozano, M. c, Martí i García, S. a, Martinez,
More informationThe WaveDAQ system: Picosecond measurements with channels
Stefan Ritt :: Muon Physics :: Paul Scherrer Institute The WaveDAQ system: Picosecond measurements with 10 000 channels Workshop on pico-second photon sensors, Kansas City, Sept. 2016 0.2-2 ns DRS4 Chip
More informationPC-CARD-DAS16/12 Specifications
Specifications Document Revision 1.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationPC-CARD-DAS16/16 Specifications
Specifications Document Revision 2.1, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationE Series Multifunction I/O 1.25 MS/s, 12-Bit, 16 or 64 Analog Inputs
E Series Multifunction I/O 1.25 MS/s, 12-Bit, 16 or 64 Inputs Families (E-1) Families (E-1) Family (MIO-16E-1) PCI-MIO-16E-1 PXI- AT-MIO-16E-1 Family (MIO-64E-1) PCI- PXI- VXI-MIO-64E-1 Input 16 single-ended,
More informationConstruction of the Phase I upgrade of the CMS pixel detector
Forward Pixel Barrel Pixel TECHNOLOGY AND INSTRUMENTATION IN PARTICLE PHYSICS 2017, May 22-26, 2017 Construction of the Phase I upgrade of the CMS pixel detector Satoshi Hasegawa Fermi National Accelerator
More informationSelecting PLLs for ASIC Applications Requires Tradeoffs
Selecting PLLs for ASIC Applications Requires Tradeoffs John G. Maneatis, Ph.., President, True Circuits, Inc. Los Altos, California October 7, 2004 Phase-Locked Loops (PLLs) are commonly used to perform
More informationBasic Sample and Hold Element. Prof. Paul Hasler Georgia Institute of Technology
Basic Sample and Hold Element Prof. Paul Hasler Georgia Institute of Technology Sample and Hold Elements Sample and Hold Elements Amplitude (Hold) (Sample) (Hold) Time Sample and Hold Elements Amplitude
More informationReadout Systems. Liquid Argon TPC Analog multiplexed ASICs SiPM arrays. CAEN 2016 / 2017 Product Catalog
Readout Systems Liquid Argon TPC Analog multiplexed ASICs SiPM arrays CAEN 2016 / 2017 Product Catalog 192 Readout Systems SY2791 Liquid Argon TPC Readout System The SY2791 is a complete detector readout
More informationHigh Performance Mixed-Signal Solutions from Aeroflex
High Performance Mixed-Signal Solutions from Aeroflex We Connect the REAL World to the Digital World Solution-Minded Performance-Driven Customer-Focused Aeroflex (NASDAQ:ARXX) Corporate Overview Diversified
More informationOn-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS)
On-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS) Q. Sun a,b, K. Jaaskelainen a, I. Valin a, G. Claus a, Ch. Hu-Guo a, Y. Hu a, a IPHC (Institut
More informationTeledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics
Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics The SIDECAR ASIC is designed to manage all aspects of imaging array operation and output digitization. SIDECAR ASIC Hardware:
More informationINFN Padova INFN & University Milano
GeDDAQ and Online Control Status t Report INFN Padova INFN & University Milano Calin A. Ur General Layout New Features - DMA readout from PCI - updated core PCI PCI transfer at 32bit/66MHz max.output rate
More informationAnalog Input Sample Rate
ECONseries Low Cost USB Data Acquisition Modules Overview The ECONseries is a flexible yet economical series of multifunction DAQ modules. You chse the number of analog I/O and digital I/O channels, the
More informationA variety of ECONseries modules provide economical yet flexible solutions
Economy USB Mini-Instruments Flexible Yet Economical A variety of low-cost modules are available to provide flexible yet economical solutions. Choose the number of analog I/O and digital I/O channels,
More informationTEXAS INSTRUMENTS ANALOG UNIVERSITY PROGRAM DESIGN CONTEST MIXED SIGNAL TEST INTERFACE CHRISTOPHER EDMONDS, DANIEL KEESE, RICHARD PRZYBYLA SCHOOL OF
TEXASINSTRUMENTSANALOGUNIVERSITYPROGRAMDESIGNCONTEST MIXED SIGNALTESTINTERFACE CHRISTOPHEREDMONDS,DANIELKEESE,RICHARDPRZYBYLA SCHOOLOFELECTRICALENGINEERINGANDCOMPUTERSCIENCE OREGONSTATEUNIVERSITY I. PROJECT
More informationDT MS/s High-Speed, Isolated Simultaneous USB Data Acquisition Module. Overview. Key Features. Bandwidth of the DT9862
DT9862 10 MS/s High-Speed, Isolated Simultaneous USB Data Acquisition Module Overview The DT9862 is a high-speed, high-performance USB data acquisition module that provide throughput rates up to 10 MS/s
More informationLGR-5327 Specifications
s Revision 1.0, April, 2010 Copyright 2010, Measurement Computing Corporation All specifications are subject to change without notice. Typical for 25 C unless otherwise specified. s in italic text are
More informationPCI-DAS1602/12 Specifications
Specifications Document Revision 4.2, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationUSB-1616FS. Analog Input and Digital I/O. Specifications
Analog Input and Digital I/O Specifications Document Revision 1.6 May 2012 Copyright 2012 Specifications All specifications are subject to change without notice. Typical for 25 C unless otherwise specified.
More information16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board
PMC66-16AISS8AO4 16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board With Eight Simultaneously Sampled Analog Inputs, Four Analog Outputs, and Input Sampling Rates to 2.0 MSPS per channel Available
More informationGX5295 DIGITAL I/O DYNAMIC DIGITAL I/O WITH PER CHANNEL PROGRAMMABLE LOGIC LEVELS AND PMU PXI CARD DESCRIPTION FEATURES
DYNAMIC WITH PER CHANNEL PROGRAMMABLE LOGIC LEVELS AND PMU PXI CARD 32 input / output channels, dynamically configurable on a per channel basis 4 control / timing channels with programmable levels 256
More informationSpecifications USB-1616FS
Document Revision 1.5, July, 2006 Copyright 2006, Measurement Computing Corporation Typical for 25 C unless otherwise specified. in italic text are guaranteed by design. Analog input A/D converters Number
More informationToken Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
More informationPC104P66-16HSDI4AO4:
PMC66-16HSDI4AO4 16-Bit, 8-Channel, 1-MSPS PMC Analog Input/Output Board With Four Simultaneously Sampled Sigma-Delta Analog Inputs, and Four Buffered Analog Outputs, Available also in PCI, cpci and PC104-Plus
More informationTesting of the ANNIE Central Card for a 5-15GSa/s PSEC4 Readout System. John Podczerwinski Horatio Li
September 1, 2017 Testing of the ANNIE Central Card for a 5-15GSa/s PSEC4 Readout System John Podczerwinski Horatio Li 1 Introduction 1.1 The Large Area Picosecond Photo-Detector (LAPPD) The LAPPD is a
More informationDescription of the JRA1 Trigger Logic Unit (TLU), v0.2c
EUDET Description of the JRA1 Trigger Logic Unit (TLU), v0.2c D. Cussans September 11, 2009 Abstract This document is an updated version of EUDET-Memo-2008-50. It describes the interfaces and operation
More information16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board
66-16AISS8AO4 16-Bit, 12-Channel, 2-MSPS PMC Analog Input/Output Board With Eight Simultaneously Sampled Analog Inputs, Four Analog Outputs, and Input Sampling Rates to 2.0 MSPS per channel Available in
More informationMixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules
A passion for performance. Mixed-Signal solutions from Aeroflex Colorado Springs Standard products Custom ASICs Mixed-Signal modules Circuit card assemblies Mixed-Signal From ICs to Systems RadHard ASICs
More informationProgrammable CMOS LVDS Transmitter/Receiver
SPECIFICATION 1. FEATURES Technology TSMC 0.13um CMOS 3.3 V analog power supply 1.2 V digital power supply 1.2V CMOS input and output logic signals 8-step (3-bit) adjustable transmitter output current
More informationPCI-DAS6402/16 Specifications
Specifications Document Revision 1.2, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.
More informationProduct Information Sheet PDA GHz Waveform Digitizer APPLICATIONS FEATURES OVERVIEW
Product Information Sheet PDA1000 1 GHz Waveform Digitizer FEATURES Single channel at up to 1 GHz sample rate Bandwidth from DC-500 MHz 256 Megabytes of on-board memory 500 MB/s transfer via Signatec Auxiliary
More informationProduct Information Sheet PDA14 2 Channel, 14-Bit Waveform Digitizer APPLICATIONS FEATURES OVERVIEW
Product Information Sheet PDA 2 Channel, -Bit Waveform Digitizer FEATURES 2 Channels at up to 100 MHz Sample Rate Bits of Resolution Bandwidth from DC-50 MHz 512 Megabytes of On-Board Memory 500 MB/s Transfer
More informationHigh-Performance FPGA PLL Analysis with TimeQuest
High-Performance FPGA PLL Analysis with TimeQuest August 2007, ver. 1.0 Application Note 471 Introduction f Phase-locked loops (PLLs) provide robust clock management and clock synthesis capabilities for
More informationDescription of the JRA1 Trigger Logic Unit (TLU)
Description of the JRA1 Trigger Logic Unit (TLU) D. Cussans 1 January 10, 2007 Abstract This document describes the interfaces and operation of the EUDET JRA1 Trigger Logic Prototype ( TLU v0.1a ) with
More informationParameterize behavioral models using WiCkeD Modeling
Parameterize behavioral models using WiCkeD Modeling Demonstrator: Charge Pump Phase Locked Loop (CP-PLL) Dr. Volker Glöckel Introduction Overview Motivation and Documented Use Cases Demonstrator: CP-PLL
More informationEE445L Fall 2014 Final Version A Page 1 of 7
EE445L Fall 2014 Final Version A Page 1 of 7 Jonathan W. Valvano First: Last: This is the closed book section. You must put your answers in the boxes. When you are done, you turn in the closed-book part
More informationZL40223 Precision 2:8 LVDS Fanout Buffer with Glitchfree Input Reference Switching and On-Chip Input Termination Data Sheet
Features Inputs/Outputs Accepts two differential or single-ended inputs LVPECL, LVDS, CML, HCSL, LVCMOS Glitch-free switching of references On-chip input termination and biasing for AC coupled inputs Eight
More informationDetector Housing CASCADE-U 100. Bottom-flange. Top-flange with Teflon insulating ring and special Wilson-flange designed to fit the UCN beam pipe
Detector Housing CASCADE-U 100 Bottom-flange with shielding of the readout electronics Shielding of the readout electronics Top-flange with Teflon insulating ring and special Wilson-flange designed to
More informationRT USB3000 Technical Description and User Manual. Revision 4.1.
RT USB3000 Technical Description and User Manual. Revision 4.1. 1. GENERAL INFORMATION...2 2. SPECIFICATIONS...3 3. OPERATING MODES...7 3.1. ADC MODE...7 3.2. DAC MODE...7 3.3. LOGIC ANALYZER MODE...8
More informationTPC FRONT END ELECTRONICS Progress Report
TPC FRONT END ELECTRONICS Progress Report CERN 1 July 2002 FEE TEAM: Bergen CERN Darmstadt TU Frankfurt Heidelberg Lund Oslo Luciano Musa - CERN 1 TPC FEE - ARCHITECTURE (1/2) BASIC READOUT CHAIN drift
More informationEE445L Fall 2014 Final Version A solution Page 1 of 7
EE445L Fall 2014 Final Version A solution Page 1 of 7 Jonathan W. Valvano Solution This is the closed book section. You must put your answers in the boxes. When you are done, you turn in the closed-book
More informationChapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process
Chapter 2 On-Chip Protection Solution for Radio Frequency Integrated Circuits in Standard CMOS Process 2.1 Introduction Standard CMOS technologies have been increasingly used in RF IC applications mainly
More informationLGR-5325 Specifications
s Revision 1.0, April, 2010 Copyright 2010, Measurement Computing Corporation s All specifications are subject to change without notice. Typical for 25 C unless otherwise specified. s in italic text are
More informationFLAME, a new readout ASIC for the LumiCal detector
FLAME, a new readout ASIC for the LumiCal detector Jakub Moroń AGH-UST M. Firlej, T. Fiutowski, M. Idzik, K. Świentek Students: Sz. Bugiel, R. Dasgupta, M. Kuczyńska, J. Murdzek On behalf of FCAL Collaboration
More informationCompatible with Windows 8/7/XP, and Linux; Universal programming interfaces for easy custom programming.
PI-MAX 4: 1024f The PI-MAX4:1024f from Princeton Instruments is the next generation, fully-integrated scientific intensified CCD camera (ICCD) system featuring a 1k x 1k full-frame CCD fiberoptically coupled
More informationIntroduction Technology Equipment Performance Current developments Conclusions. White Rabbit. A quick introduction. Javier Serrano
White Rabbit A quick introduction Javier Serrano CERN BE-CO Hardware and Timing section ICALEPCS pre-conference workshop Barcelona, 7 October 2017 Javier Serrano Introduction to White Rabbit 1/29 Outline
More informationPC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking
PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking Features Include: 20 Precision High-Speed Analog Output
More informationHCTL-2017 Quadrature Decoder/Counter Interface ICs
Products > Motion Control Encoder Solutions > Integrated Circuits > Decoder > HCTL-2017 HCTL-2017 Quadrature Decoder/Counter Interface ICs Description HCTL-2xxx series is a direct drop-in replacement for
More information256 channel readout board for 10x10 GEM detector. User s manual
256 channel readout board for 10x10 GEM detector User s manual This user's guide describes principles of operation, construction and use of 256 channel readout board for 10x10 cm GEM detectors. This manual
More informationSEE Tolerant Self-Calibrating Simple Fractional-N PLL
SEE Tolerant Self-Calibrating Simple Fractional-N PLL Robert L. Shuler, Avionic Systems Division, NASA Johnson Space Center, Houston, TX 77058 Li Chen, Department of Electrical Engineering, University
More informationTiming properties of MCP-PMT
Photon Detector Workshop at Kobe, 27-29 June 27 Timing properties of MCP-PMT - Time resolution - Lifetime - Rate dependence K.Inami (Nagoya university, Japan) Introduction Photon device for TOP counter
More informationCCS Technical Documentation NHL-2NA Series Transceivers. Camera Module
CCS Technical Documentation NHL-2NA Series Transceivers Issue 1 07/02 Nokia Corporation NHL-2NA CCS Technical Documentation [This page left intentionally blank] Page 2 Nokia Corporation Issue 1 07/02 CCS
More informationLow Cost Multifunction I/O 100 ks/s, 12-Bit, 8 Analog Inputs
00 ks/s, 2-Bit, Analog Inputs 200 Family PCI-200 DAQCard-200 Lab-PC-200 DAQPad-200 200AI Family Lab-PC-200AI Analog Inputs single-ended, 4 differential channels 00 ks/s sampling rate 2-bit resolution Analog
More informationAudio Controller i. Audio Controller
i Audio Controller ii Contents 1 Introduction 1 2 Controller interface 1 2.1 Port Descriptions................................................... 1 2.2 Interface description.................................................
More informationIntegrated CMOS sensor technologies for the CLIC tracker
Integrated CMOS sensor technologies for the CLIC tracker Magdalena Munker (CERN, University of Bonn) On behalf of the collaboration International Conference on Technology and Instrumentation in Particle
More informationEPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter
1960 E. Grand Ave., 2 nd Floor El Segundo, California 90245 Phone: 310.955.5300 Fax: 310.955.5400 Technical Note Oscillator Jitter and How to Measure It Introduction Jitter is a term that is becoming widely
More informationTechnical Specifications for High speed PIV and High speed PIV-PLIF system
Technical Specifications for High speed PIV and High speed PIV-PLIF system MODULE A. HIGH SPEED PIV (3-C) A1. Double Cavity High Speed Laser (up to 10 khz): The vendor should provide Dual Head (DH) laser
More informationPI-MAX 4: 1024 x 256
The PI-MAX4: 1024 x 256 from Princeton Instruments is the next generation, fully-integrated scientific intensified CCD camera (ICCD) system featuring a 1024 x 253 pixel spectroscopy CCD fiber-coupled to
More informationInterface Description for the GLAST Tracker Front-End Readout Chip, GTFE64
SCIPP 98/25 September, 1998 Interface Description for the GLAST Tracker Front-End Readout Chip, GTFE64 R.P. Johnson Santa Cruz Institute for Particle Physics University of California at Santa Cruz Version
More informationDT9800 Series. USB Function Module for Data Acquisition
DT9800 Series USB Function Module for Data Acquisition True plug-and-play: Key Features One cable supplies both power and all connections to the USB module. All connections are external so you do not need
More informationARC-48: 8-Channel CCD Video Processing Board
ARC-48: 8-Channel CCD Video Processing Board This manual describes the 8-channel CCD video processor board, model ARC-48 Rev. 1A. The board serves two functions - processing and digitizing the video outputs
More informationData Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
More informationLUPO TimeStamp Module (Ver. 1.2) Hidetada Baba
LUPO TimeStamp Module (Ver. 1.2) Hidetada Baba November 28, 2009 1 1 General 1 General 1.1 Function This module is a CAMAC/VME LUPO module which including the functions of Time stamp, Output register and
More informationXRD8775 CMOS 8-Bit High Speed Analog-to-Digital Converter
CMOS 8-Bit High Speed Analog-to-Digital Converter April 2002-4 FEATURES 8-Bit Resolution Up to 20MHz Sampling Rate Internal S/H Function Single Supply: 5V V IN DC Range: 0V to V DD V REF DC Range: 1V to
More informationSPECS : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB.
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, WE1.5-4O (2005) : A SERIAL PROTOCOL FOR EXPERIMENT CONTROL SYSTEM IN LHCB. D.Breton, 1 D.Charlet,
More information