Analysis of input and output configurations for use in four-valued CCD programmable logic arrays

Size: px
Start display at page:

Download "Analysis of input and output configurations for use in four-valued CCD programmable logic arrays"

Transcription

1 nalysis of input and output onfigurations for use in four-valued D programmable logi arrays J.T. utler H.G. Kerkhoff ndexing terms: Logi, iruit theory and design, harge-oupled devies bstrat: s in binary, a multiple-valued programmable logi array (PL) realises a sum-ofproduts expression speified by the user. However, in multiple-valued logi, there are many more operations than in binary, and an important question is the hoie of operations whih provides the greatest number of funtions for a given hip area. n this paper, we analyse various PL onfigurations using operations realised in the peristalti multiple-valued D tehnology. We ompare a multiple-valued D PL implementation with four other proposed designs and show that there is a signifiant differene in hip area required to realise the same set of funtions. The basis of omparison is the set of -valued unary funtions. ntrodution n binary logi, an important iruit is the programmable logi array or PL. ts widespread use is due to a flexibility whih allows the user to speify omplex ombinatorial funtions. Reently, PLs have been suggested for multiple-valued systems [-7]. t is likely that the advantages of the PL will make it an important element in this domain as well. However, the wider hoie of operations assoiated with a radix larger than, makes the determination of whih PL onfiguration to offer the user more diffiult than in binary. Two PL onfigurations were studied in ender et al. [6], where it was shown that the use of the Sum operation at the seond PL level produes more eonomial realisations than with the Max operation over two lasses of funtions. However, the question of whih operations are best suited for general multiple-valued funtions remains open. n implementation of a PL in a radix higher than is desribed in Kerkhoff and utler [7]. The PL is fabriated in D or harge-oupled devie tehnology, and is the first implementation of a multiple-valued PL, not only in D, but in any tehnology. The design is radix independent. That is, no primary iruit hanges are required to aommodate hanges in radix. Only voltage Paper 5E(), first reeived th Deember 985 and in revised form rd Otober 986 J.T. utler is with the Department of Eletrial and omputer Engineering, Naval Postgraduate Shool, Monterey, 99-5, US H.G. Kerkhoff is with the -Tehnology and Eletronis Group, Department of Eletrial Engineering, Twente University of Tehnology, 75OOE Enshede, The Netherlands values applied to the iruits need to be modified. This PL is also the first multiple-valued peristalti D. ll previous multiple-valued D iruits have been surfaehannel D. eause peristalti D has a lower harge-transfer time, there is a orrespondingly higher speed. The fous in Referene 7 is the implementation of a multiple-valued PL with an emphasis on devie and iruit onsiderations. n this paper, we onsider the logi design of the multiple-valued PLs. We examine the question of what PL onfiguration provides the greatest logi apability. The implementation of the PL in Referene 7 is based on the llen-givone algebra [8] with the Max operation replaed by the Sum (Tirumalai and utler []). t requires a iruit whih implements the literal operator. n the implementation of Referene 7, the literal is realised by a pair of subiruits, one realising the stairase-up and the other the stairase-down funtion. However, ertain literal funtions an be realised using only one stairase funtion, suggesting that more areaeffiient PLs an be built using stairase-funtion generators instead of literal-funtion generators. This intuitive notion is quantified in this paper. Speifially, we show that there is a signifiant redution in hip area when suh a substitution is made. Our analysis inludes a total of five PL designs, and we show that the design desribed in Referene 7 ranks midway (rd out of 5) using the hip-area riteria. ll previously implemented D iruits have been in values. This inludes the peristalti D implementation of Referene 7, although it is expeted to work with more values, perhaps 6. eause our analysis requires the use of a speifi radix, we hoose radix. n the next Setion, we introdue the D logi operations, and in Setion, we analyse the various PL onfigurations with respet to the funtions realised. summary of results is given in Setion. D logi operations. onstant Fig. shows the four basi D operations used in the peristalti D PLs desribed here. The first three operations have been fabriated in surfae-hannel D tehnology (Kerkhoff []) in the same way as in peristalti tehnology, while the last operation, Sum, has been realised in surfae-hannel D in a different form than shown here. Fig. la shows a onstant logi-value generator. The square on the left ontaining a blak bar represents a soure of harge whih flows at the lok pulse into a harge well represented by the square labelled p. p is the 68 EE PROEEDNGS, Vol., Pt. E, No., JULY 987

2 apaity of the well. The harge soure fills the well ompletely, produing a quantity of harge equal to a logi p. The blak bar to the right of this well is a loked transfer gate, whih transfers the well ontents to the right and out of the onstant generator. For example, if the well apaity is a logi, p =, and the onstant generator produes a logi at its output. Fig. ll p - -HD asi D operations a onstant (ost = ) b Multithreshold (ost = ) nhibit (ost = 8) d Metal summer (ost = ) i±. Multithreshold Fig. \b shows a multithreshold or fixed-overflow iruit. t the lok pulse, the input harge at x is transferred into the well labelled p. f this harge exeeds the well apaity p, the exess flows right and into the next well. This has a apaity of logi, as indiated by the three orner braes. t the next lok pulse, the ontents of this well are transferred out aross the loked transfer gate, represented by the vertial blak bar, beoming the multithreshold output. The multithreshold iruit produes x p at the output if x > p and otherwise.. nhibit The inhibit iruit is shown in Fig. \. t has two inputs, a primary input x and a ontrol input y. When a logi appears at y, the logi value at the primary input x flows into the well labelled p. When the ontrol input has a nonzero logi value, this flow is bloked, and a logi appears at the inhibit output at the right. For y =, x passes to the output if x ^ p and p passes to the output when x > p. Thus, the inhibit ats as a swith. The inhibit shown in Fig. \ is a simplified version of that introdued in Referene for surfae-hannel Ds, where there is another output whih is x when y >.. Sum Fig. \d shows the Sum operation. The metal line stores the harge whih is dumped from inputs x and y at the lok pulse. The harge adds, reating a voltage whih is proportional to the total harge. n the PL onfiguration desribed below, the metal summers are the PL olumns. n the surfae-hannel D implementations [], the Sum operation is performed in a well rather than a metal line..5 ost fators The above four D operations are used in the PL onfigurations to be desribed later. To ompare onfigurations, we use relative ost fators of D operations, speifially those proposed in Referene. This ost is primarily a measure of the hip area oupied by the operation. For example, the onstant generator requires muh less hip area than the inhibit, and thus has a orrespondingly smaller relative ost. Other fators whih determine the ost are the number of different powersupply and data lines, as well as the sensitivity of the realised funtion to proess and voltage variations. The osts are integers and are shown in Fig.. nalysis of realised funtions. PL omponents n this setion, we analyse the funtions realised by the proposed PL designs. The PL struture has two basi omponents: (a) input onfigurations logi required between primary PL inputs and the PL olumns (b) output onfigurations logi required between the PL olumns and the PL output. Two input onfigurations, stairase and step, and two output onfigurations, omplement and inhibit, will be onsidered. Taken together, there are ombinations. These are ompared to the onfiguration ombination used in the multiple-valued PL implementation of Referene 7, whih onsists of a literal-funtion input onfiguration and an inhibit output onfiguration. Thus, the five ombinations are nput onfiguration (i) stairase funtions (ii) stairase funtions (iii) step funtions (iv) step funtions (v) literal funtions. nput onfigurations Output onfiguration omplement or diret inhibit or diret omplement or diret inhibit or diret inhibit always [7].. Stairase-funtion generator: The first type of input onfiguration is shown in Fig. a. t onsists of a onstant metal sum me>r generator^ *. x -y y-o- Fig. a b P i i X "", r -- i. X y a= a= a = PL input onfiguration: stairase-funtion generator b= b=l b= fixed overflow driven by a primary input x. The fixed overflow has one well with a programmable apaity given by the value of the lower-ase letter in the well and another well whih ollets the overflow. t a lok pulse, the ontents of this latter well are applied to a metal summer, whih orresponds to one olumn of the PL. Fig. a shows two input onfigurations. n the top onfiguration, x is applied as the input to the fixed overflow. n the one below, the omplement of y, y, is applied. mplementation of the omplement is straightforward. t is obtained by interhanging the onnetions to eletrodes on the D substrate of the devie whih realises the iruit shown above it (p., Referene ). Fig. b shows that the funtion realised by eah input EE PROEEDNGS, Vol., Pt. E, No., JULY

3 onfiguration is a stairase funtion in whih the maximum logi value depends on the apaity of the programmable well. n speifying the PL funtion, the user hooses whether the input is omplemented or not. This determines whether a stairase-down or stairase-up funtion, respetively, is produed. lso shown in Fig. a is a onstant generator in whih the output is applied to the metal summer. Thus, the output of the metal summer is the sum of stairase funtions and possibly a onstant. The value of the onstant is determined by the user, and there is exatly one onstant generator for eah PL olumn... Step-funtion generator: Fig. a shows a more omplex PL input onfiguration. s in the previous Fig. b a onstant generator ri metal summer DH S El»-» >> - PL input onfiguration: step-funtion generator X onfiguration, the input or its omplement drives a fixedoverflow iruit. However, in this ase, the output well drives the sense input of an inhibit iruit whih, in turn, produes the input to the metal summer. For example, in the input onfiguration driven by x, if x ^ b, all of the input harge resides in the well labelled b and none flows to the overflow well. Sine there is no harge there, the flow of harge from the soure well of the inhibit is not bloked, and the well labelled d fills to its apaity d. The metal summer, in this ase, reeives a logi d. Fig. b shows that the funtions realised are step funtions in whih the height and transition point are determined by well apaities d and b, respetively. f the input is applied unomplemented, a step-down funtion is generated, while a omplemented input produes a step-up funtion. lso shown in Fig. a is a onstant generator, whih is applied to the metal summer. Thus, the metal-summer output is the sum of step funtions and a onstant. s in the ase of the stairase-funtion generator, the value of the onstant is programmable and there is one onstant generator per olumn... Literal generator: The literal funtion in -valued logi [8] is the unary funtion = if a k^x k otherwise ny multiple-valued logi funtion f(x u x,..., x n ) an be realised as a sum-of-produts: The realisation of the literal funtion an be ahieved using two opies of the stairase-funtion generator, one with a diret input and the other with a omplemented input. The pair is alled a literal generator, and is shown in Fig.. The output funtion is the sum of an inreasing and a dereasing stairase funtion. f the two nonzero parts of the funtion do not overlap, the resulting sum is for a range of values of x. s it happens, this range orresponds to the range of values of x k, a k ^ x k ^ b k, where the literal funtion is. literal generator is used with an inhibit iruit at the olumn output to produe the produt term in the summation of eqn.. The proess by whih this is aomplished will be explained later... osts of input onfigurations: The basis on whih we ompare the various PLs is the relative ost Fig. a metal summer 7 N PL input onfiguration: literal generator fator desribed in Setion. The ost for eah input onfiguration is the sum of the osts of the omponent operators. s mentioned previously, the ost is primarily a measure of the hip area oupied. The stairase-funtion generator onsists of a multithreshold operator with a ost of. Sine omplementation is obtained so inexpensively, the stairase-funtion generator is viewed as having the same ost, regardless of whether or not the omplementer is present. The step-funtion generator onsists of one fixed overflow and one inhibit and has a total ost of. The literal generator onsists of two opies of the stairasefuntion generator and has a ost of 8.. Output onfigurations.. omplement: Fig. 5a shows the omplement iruit at the output of the PL olumn. This iruit realises y, where y is the input and is ordinary subtration. The omplement an be realised with a fixed overflow, inhibits, onstant generators, and an adder []. The dotted line in Fig. 5a shows that the metal summer from the input onfigurations an be used to diretly drive the PL metal summer. Thus, the user an hoose the sum of input funtions either diretly or after it has been applied to a omplement. lso, Fig. 5a shows a onstant generator, whih an supply a onstant to be summed at the PL output. This is p, the apaity of the onstant-generator output well, a parameter whih an be speified by the user.,..., X n ) _, u=l where a b = min(a, b), is a trunated (to ) arithmeti sum, p u e {,, }, and q is the number of produt terms []... nhibit: n Fig. 5b, the inhibit iruit is used at the olumn output. The output of the inhibit is either or/, where / is the apaity of the inhibit output well. is produed when the input from the summer is any nonzero value, and/is produed when the input is O./is 7 EE PROEEDNGS, Vol., Pt. E, No., JULY 987

4 determined by the PL user. s with the omplement, the user has a hoie, as indiated by the dotted arrow, of onneting the PL olumn diretly to the PL-output metal summer or to the sense input of the inhibit. of stairase funtions used to obtain the representations listed just below the triangle. Note that this value is the maximum of the differene between any two adjaent onstant generator from unary funtion generators from unary funtion generators onstant generator PL output Fig. 5 (ZZ a omplement h nhibit omplement y -y Two PL output onfigurations PL output". Unary -valued funtions realised at the output of one PL olumn We now onsider the merits of the above onfigurations by analysing the funtions produed by eah. s a basis of omparison, we onsider the set of all unary -valued funtions and determine the minimum number of input onfigurations needed to realise eah. Our riteria for omparison is the total number of onfigurations needed for all unary funtions. n all but one of the PL onfigurations presented, we assume that the user an apply any input to as many input onfigurations as needed. Thus, unlike onventional PLs, an input variable may our in more than one row. The one exeption is the literal generator, where we allow only one ourrene of any variable, a restrition whih has applied in past studies. n the analysis whih follows, it will be onvenient to represent a unary -valued funtion/(x) as a four-tuple <^a o a l a a y, where a { =/(/), for ^ i ^... Stairase-funtion generator with a omplement or diret onnetion to the olumn output (i): unary funtion <a a l a a^) is onstant if a = a l = a = a. unary funtion (a o a l a a y is inreasing (dereasing) if a.-i^a, («,-_! ^fl,-) for ^ / ^. unary funtion (a o a a a ) is a K-funtion if there exists an integer m suh that fl,_! ^ a h for all ^ i ^ m and a } ^a j+i, for all m ^ j ^, where ^ m ^. For example, <> is a K-funtion, and < > is a onstant, inreasing, dereasing, and K-funtion. There are six stairase funtions, <>, <>, <>, <>, <>, and <>. The sum of two or more stairase funtions or onstant funtions, is a V- funtion. The sum of two stairase funtions an be a K-funtion whih is neither inreasing nor dereasing, e.g. <> = <> + <>. omplete haraterisation of the funtions realised is given in Referene 7. For ompleteness, we desribe this briefly below. Fig. 6 below shows the whole or partial K-funtions obtained by summing whole or partial stairase or onstant funtions. The three triangles along the top represent omplete inreasing funtions. For example, <> is the sum of <> and <>. The seond and third row represent partial sums of inreasing funtions where the values assoiated with x = and < x <, respetively, are missing. The integer along the side represents the number EE PROEEDNGS, Vol., Pt. E, No., JULY 987 Fig. 6 Whole or partial sums of stairase and onstant funtions logi values. This observation will be useful later in ounting the number of stairase funtions used in speifi realisations. y symmetry, there is a set of partial and whole dereasing funtions whih have the same representations as in Fig. 6 exept for the rotation about the vertial axis. ny funtion whih is the sum of stairase or onstant funtions is a ombination of the funtions in Fig. 6 or their reverses. Table shows all possible ombinations of stairase and onstant funtions plus omplements of suh ombinations. There are five olumns orresponding to the values of x for whih /(x) is minimum. Shown in the heading of the olumn is the form of the realised funtions using representations appearing in Fig. 6. The seond olumn from the left shows the onstant funtions, the next three show inreasing and dereasing funtions whih are not onstant funtions, and the next two olumns show K-funtions whih are neither inreasing nor dereasing. The entries show how many funtions are realised as the sum of s stairase funtions and possibly one onstant funtion, with the value of s shown in the extreme left-hand olumn. For example, <>, whih is the sum of two stairase funtions is ounted in the entry '' of the olumn orresponding to a funtionvalue minimum loated at m = (th olumn from the right) and in the row orresponding to s =. The other two funtions ounted are <> = < > + <> + <> and <> = <> + <> + <>. The '()' beside the '' orresponds to the funtions whih are the reverse of the funtions ounted in the '', i.e. <>, <>, and <>. For eah olumn, the funtion-value minima are listed at the heading, with paranthesised funtion values orresponding to parenthesised entries in the table. The seond olumn from the right in Table shows the total number of funtions realised as the sum of s stairase funtions and possibly one onstant funtion. There are funtions for whih s =, the onstant funtions. There are 8 funtions whih are the sum of stairase funtions exlusively. These are either inreasing or dereasing funtions. t the other extreme, there are 7

5 Table : Funtions realised as the sum of stairase funtions and funtions whih are the omplement of suh sums ( and olumn PLs) P(s) Q(s) 5 6 () [] [()] () [()] () [()] () Number of funtions realised without omplement Number of extra funtions realised with omplement [5(5)] 5(5) [6(6)] 5(5) [6(6)] [] () [(D] [] [] [] [] [] m - value of x for whih f(x) is minimum s = number of stairase funtions used in the realisations P(s) = number of funtions requiring s stairase funtions (without omplement) Q(s) = number of funtions requiring s stairase funtions (with omplement) Underlined entries ontain funtions requiring a nonzero summer in its minimal realisation [] [] [Z] [6] [6] [8] [] [7] onstant applied to the output metal three funtions whih are the sum of 6 stairase funtions. These are <>, <OO>, and <O>. Summing more than 6 stairase funtions yields no additional funtions. t should be noted that only minimal realisations are ounted in Table. For example, while <> an be realised as the sum of stairase funtions, < >, <>, <>, and <>, a minimal realisation requires only stairase funtions and a onstant, <>, <>, <>, and <>. Thus, <> is ounted among the 5 funtions in the entry orresponding to the olumn m = and the row s =. n examination of Fig. 6 and Table shows that not all K-funtions are realised as the sum of stairase funtions. For example, <> is not inluded. The first two logi values,, an only be realised as the sum of two inreasing funtions <> and <>. However, the orresponding funtion would be <> not <>. n fat, any K-funtion with as a subpattern is not realisable. There are 5 other nonrealisable subpatterns. Observation: Let f(x) = ^a o a l a a } be a unary - valued funtion realised as the sum of stairase funtions and possibly a onstant funtion, where/(x) is in the set of K-funtions not ontaining forbidden subpatterns,,,,, and. The minimum number of stairase funtions used to realise/(x) is max (a,_ x a,) + max (a j+ i a j) ^ / < m m ^ j' ^ where m is a value of x for whih/(x) is minimum. The minimum number of stairase funtions required to form a given realisable K-funtion is the sum of the maximum differene between adjaent logi values along the dereasing part of the funtion and along the inreasing part. This follows from an earlier observation on partial stairase funtions. f we allow omplementation at the output of a metal summer, then additional funtions an be realised. For example, any K-funtion that is neither inreasing nor dereasing, produes an inverted K-funtion whih is neither inreasing nor dereasing when omplemented. Suh a funtion is not the sum of stairase funtions. n Table the number of funtions realised using the omplement is indiated by brakets []. Thus, in the two olumns orresponding to K-funtions whih are neither inreasing nor dereasing, some entries of the form i(i) or i are repeated in brakets, [i(iy\ or [i], respetively. omplements of inreasing (dereasing) funtions are deteasing (inreasing) funtions. The only additional funtions generated by omplementing suh funtions are those whih ontain a forbidden subpattern,,,,,, and. Table shows there are, in all, suh funtions. For example, <> ontains a forbidden subpattern, and thus is not the sum of stairase funtions and possibly a onstant. However, <> is the omplement of <>, whih is a dereasing funtion realisable as the sum of a single stairase funtion <> and the onstant <>. Thus, <> is an additional funtion only realisable beause of the omplement. Table shows that the total number of additional funtions obtained by using the omplement is 7. This is in addition to the 9 funtions whih are realised as the sum of stairase funtions and perhaps a onstant funtion. The omplement is neessary if all funtions are to be realised in a PL using a stairase-funtion generator. For example, <> is not realised as the sum of any 7 EE PROEEDNGS, Vol., Pt. E, No., JULY 987

6 stairase funtions, but it is realised as the omplement of suh a sum (<> + <> + <». Thus, the funtion <> itself is not realisable unless the omplement is available. ny funtion on n variables is realisable provided that there are enough olumns. This follows from the fat that any produt of a onstant and literal funtions (a term in the summation of eqn. ) an be realised by an appropriate hoie of stairase funtions, at most 6 for eah variable. For example, i xl is realised by summing the six stairase funtions <>, <>, <>, <>, <>, and <> eah with input x k. p u of eqn. is realised by hoosing a onstant to the metal summer equal to p u. The underlined entries in Table orrespond to funtions whih require a nonzero value for the output of the onstant generator at the PL output metal summer. For example, one funtion ounted in the entry [, ()] of the fourth olumn ( ^ m ^, ( ^ m ^ )) and the third row (s = ) is <>, with the realisation, <> = <> + <> + <llll>. n all, there are suh funtions. The other 9 are = <> + <> = <> + <> + <> - = <) + <) + <)- <> = <> + <> + <> + <> <> = <> + <> + <> + <> = <> + <> + <> - = <> + <> + <> - = <> + <> + <> + <> + = <> + <> + <> + <> + The onstant is neessary in the realisation of these funtions. Without it, they would be unrealisable in a oneolumn PL... Stairase-funtion generator with an inhibit or diret onnetion to the olumn output (ii): f an inhibit is used instead of the omplement at the PL olumn output, a different lass of funtions is realised. The additional funtions, shown in Table, produe two Table : Funtions realised as the sum of stairase funtions applied to an inhibit Funtion ondition U(s) V(s) = < < = <> < << _ ^~ ^ ^ < Number of funtions improved with inhibit Number of extra funtions realised with inhibit 5 = number of stairase funtions used in minimal realisation U(s) = number of funtions whih are realised as a sum of stairase funtions without inhibit, but whih are also realised with fewer stairase funtions using an inhibit V{s)= number of funtions requiring s stairase funtions (with inhibit) 8 output logi levels only. The entries orrespond to the ^a o a l a a ) notation for unary funtions. For example, the first row of the olumn headed by 'Funtion',, orresponds to the unary funtion <a o a i a a > = ( }. The third olumn speifies the range of values for and. For this funtion = and ^ <. Thus, represents the two funtions <> and <>. n addition to the 9 funtions whih are sums of stairase funtions, the inhibit produes additional funtions, less than one half the number of additional funtions produed by the omplement. However, unlike the omplement, the inhibit improves on the funtions whih are the sum of stairase funtions. For example, <> an be realised as the sum of three stairase funtions «> = <> + <> + <», but requires only one when the inhibit is used «> = inhibit ). There are altogether funtions whih have a better realisation when the inhibit is used... Step-funtion generator with a omplement or diret onnetion to the olumn output {Hi): Table + () shows the funtions realised by summing step funtions and onstants. The funtion-entry notation is idential to that of Table. ompared to the 8 realised by the sum of one stairase funtion and possibly a onstant funtion, there are 6 funtions realised as the sum of one step funtion and possibly a onstant funtion. t is interesting to note that the sum of more than step funtions and possibly a onstant produes no more funtions than are realised by summing or fewer funtions. Reall that for stairase funtions, up to 6 may be summed to produe a distint funtion. n all, 56 funtions are realised as the sum of step funtions, approximately 5% more than the 9 realised as the sum of stairase funtions. However, the input onfigurations required to realise the step funtion is more omplex than for the stairase funtion. lso shown in Table are funtions whih are omplements of the sums of step funtions and possibly a onstant funtion. s with the nonomplemented funtions, the form of eah realisation is given. rakets [] are used to enlose the number of funtions realised when a omplement is used. n all, 6 additional funtions are produed. Thus, the total number of funtions realised by the omplement operation at the olumn output is 8 using step funtions or 6 using stairase funtions at the input. s with the stairase funtions, the omplement is neessary in order to realise all funtions. For example, neither <> nor <> is realised as a sum of step funtions, but both are the omplement of the sum of step funtions and a onstant (e.g. <> = <OO> + <> + <>). Given enough PL olumns, any -valued funtion an be realised... Step-funtion generator with an inhibit or diret onnetion to the olumn output (iv): Table also shows EE PROEEDNGS, Vol., Pt. E, No., JULY 987 7

7 Table : Funtions realised as the sum of step funtions and funtions whih are the omplement or inhibit of suh sums ( and olumn PLs) s Funtion ondition R(s) S(s) Us) R(s) S(s) T(s) ^< <^ 6 6 [] {} <^ < <, s$ 78 [] {} ~~ ool ool same, exept = :+ < = '\:-= [] = : <> ^ -./- {} /"" D O + + << same, exept i d ^+ [] 8 [] {} same, exept = == [] ~ ~ + ++ = =, = = [] Number of funtions realised without omplement or inhibit Number of extra funtions realised with omplement [6] [6] Number of extra funtions realised with inhibit {} {} s = number of step funtions used in the realisations R{s) = number of funtions requiring s step funtions S(s) = number of funtions requiring s step funtions (with omplement) T(s) = number of funtions requiring s step funtions (with inhibit) the additional funtions realised when an inhibit is used at the output of the PL olumn. The number of additional funtions is, as shown in braes {}. Thus, the inhibit produes about one fifth of the additional funtions produed by the omplement. gain, any -valued funtion an be realised using this ombination of input and output onfigurations...5 Literal generator with an inhibit at the olumn output and no onstant generator {v): literal generator onsists of two stairase-funtion generators, one with x f on the input well and the other with -x k. The funtion produed at the PL olumn is the arithmeti sum of a stairase-up and a stairase-down funtion. f the two funtions are for a range of x k, a k ^ x k ^ b k, the sum is for that range. Thus, if n opies of the literal generator are applied to the summer olumn, eah with x f applied at the input for ^ k < n, the olumn has harge if and only if eah x f is bounded as a k ^ x f ^ b k. With an inhibit at the olumn output, the inhibit output will be /, the logi apaity of the inhibit output well, if and only if a k ^ x f ^ b k for all ^ k ^ n. The output funtion is. ai v bi. ^... <»n Y bn / whih is one produt term in the sum-of-produts expression of eqn.. The metal summer to whih the inhibit output is applied, realises the sum of eqn.. We have hosen not to use the onstant generator at the PL output, sine the produt of literals formulation for a 7 EE PROEEDNGS, Vol., Pt. E, No., JULY 987

8 Table : Number of funtions realised using the fewest input onfigurations against the number of olumns and number of input onfigurations. Number of olumns Number of input onfigurations omplement or diret Output onfiguration inhibit or diret nput onfiguration inhibit only stairase funtion step funtion stairase funtion step funtion literal without onstants o o o o Total number of funtions Total number of input onfigurations Total ost of input onfigurations multiple-valued funtion without a onstant given in eqn. is ommon, and thus serves as a basis for omparison with previous formulations. For the same reason, no onstant generator is part of the olumn driven by input onfigurations. Sine eah olumn output is summed on the metal summer whih serves as the PL output, the PL realises a sum-of-produts involving literals with Sum being normal addition trunated to when the sum exeeds. s long as there are suffiiently many olumns (produt terms), any n-variable -valued funtions an be realised []. The number of funtions realised at the output of one olumn is, sine there are literal funtions for eah of nonzero logi levels and the onstant funtion <>. The advantage of the literal generator over the stairase-funtion generator with the inhibit at the olumn output is in the additional logi available to the user of the PL. With the literal generator, both halves of the pair of stairase-funtion generators are inluded whether both are needed or not. With the stairasefuntion generator, however, only one half of the pair will be used when only one half is needed. Thus, the latter PL makes more effiient use of hip area. This will be disussed in Setion..5 Funtions realised by PL s with more than one olumn n this setion, we analyse the -valued unary funtions realised by PLs with one, two, or more olumns, whih are in one of the five onfigurations disussed above. program was written whih enumerates the unary funtions aording to the number of input onfigurations and olumns required. Starting with funtions realised by a single olumn, all traditional unary funtions realised with olumns were generated, then olumns, et. t eah step, the realisation requiring the least number of input onfigurations is retained. The results are shown in Table. The right five olumns represent the number of unary funtions realized by the following PL onfigurations : stairase-funtion generator/omplement or diret step-funtion generator/omplement or diret stairase-funtion generator/inhibit or diret step-funtion generator/inhibit or diret literal generator/inhibit always The top two setions of rows orrespond to PLs with or olumn and the data here agrees, as it should, with Tables, and. t is interesting that the onstant funtions <>, <>, <>, and <> are ounted in the funtions whih require one olumn, sine with the literal generator, there is no onstant generator at the PL output. t should be noted that the data represent a minimisation of the total number of input units, not olumns. That is, the 8 funtions using olumns in the minimal realisations assoiated with stairase-funtion generator/ omplement or diret an all be realised in suh PLs using only olumns. However, with olumns, there is EE PROEEDNGS, Vol., Pt. E, No., JULY

9 a realisation whih requires fewer input units overall than with any -olumn realisation. With this one exeption, there are no funtions for whih there is an advantage to using more olumns than the minimum, in any of the three onfigurations. Observation: The number of olumns neessary to realise any unary -valued funtion in a PL using either the stairase- or step-funtion generator and possibly a omplement at the olumn output is at most, while in a PL using the literal generator and an inhibit at the olumn output is at most. onluding remarks The next to last row in Table shows the total number of input onfigurations needed to realise all 56 -valued unary funtions. t shows that stairase-funtion generator/omplement or diret requires signifiantly more input onfigurations, 896, than any of the other onfigurations, eah requiring about 6 onfigurations eah. However, onsidering a ost whih reflets hip area oupied, the stairase-funtion generator/ omplement or diret is very good, ranking nd out of 5. The main results of this paper are summarised in the last row of Table. t shows the total ost (hip area) of the input onfigurations required to realise all unary funtions. Eah entry is derived by multiplying the number of required input onfigurations in the row just above by the ost of eah onfiguration. n this omparison, the stairase-funtion generator/inhibit or diret requires the least hip area, with stairase-funtion generator/omplement or diret seond best, onsuming about 5% more hip area. The two ombinations using the step-funtion generator are extremely ostly by omparison. s disussed earlier, the step-funtion generator is the same as the stairase-funtion generator exept that an inhibit has been added. From this analysis, it is lear that the extra iruit omplexity of the inhibit does not inrease the number of realised funtions suffiiently to offset the extra hip area. s disussed earlier, the literal-funtion generator onsists of two opies of the stairase-funtion generator. We observed that for some literal funtions, one of the two opies is not needed. From Table, it an be seen that it uses almost twie the hip area of the stairase-funtion generator/inhibit or diret, suggesting that there is signifiant waste in the use of the added stairase-funtion generator. The main onlusion we reah is that the stairasefuntion generator together with the inhibit at the olumn output is signifiantly better than the other ombinations. Thus, an important problem is the development of an effiient synthesis tehnique for this PL design. 5 knowledgment The authors aknowledge valuable omments by three referees of this paper. This work was funded by NTO Grant /8. 6 Referenes KERKHOFF, H.G.: 'Theory, design, and appliations of digital harge-oupled devies'. Ph.D. Thesis, Twente University of Tehnology, Enshede, The Netherlands, pril 98 TRUML, P., and UTLER, J.T.: 'On the realization of multiple-valued logi funtions using D PL's'. Proeedings of the th nternational Symposium on Multiple-Values Logi, Winnipeg, Manitoba, anada, May 98, pp. - KUO, H.-L., and FNG, K.-Y., 'The multiple-valued programmable logi array and its appliation in modular design'. Proeedings of the 5th nternational Symposium on Multiple-Valued Logi, Kingston, Ontario, anada, May 985, pp. -8 MME, M., and PPHRSTOU,..: 'Simplifiation of MVL funtions and implementation via a VLS array struture', ibid., pp SSO, T.: 'n algorithm to derive the omplement of a binary funtion with multiple-valued inputs'. EEE Trans., 985, -, pp. - 6 ENDER, E., UTLER, J.T., and KERKHOFF, H.G.: 'omparing the SUM with the MX for use in four-valued PLY. Proeedings of the 5th nternational Symposium on Multiple-Valued Logi, Kingston, Ontario, anada, May 985, pp KERKHOFF, H.G., and UTLER, J.T.: 'Design of a high-radix programmable logi array using profiled peristalti harge-oupled devies'. Proeedings of the 6th nternational Symposium on Multiple-Valued Logi, laksburg, Virginia, US, May 986, pp LLEN, M., and GVONE, D.D.: ' minimization tehnique for multiple-valued logi systems', EEE Trans., 968, -7, pp EE PROEEDNGS, Vol., Pt. E, No., JULY 987

Pipelined Multipliers for Reconfigurable Hardware

Pipelined Multipliers for Reconfigurable Hardware Pipelined Multipliers for Reonfigurable Hardware Mithell J. Myjak and José G. Delgado-Frias Shool of Eletrial Engineering and Computer Siene, Washington State University Pullman, WA 99164-2752 USA {mmyjak,

More information

On - Line Path Delay Fault Testing of Omega MINs M. Bellos 1, E. Kalligeros 1, D. Nikolos 1,2 & H. T. Vergos 1,2

On - Line Path Delay Fault Testing of Omega MINs M. Bellos 1, E. Kalligeros 1, D. Nikolos 1,2 & H. T. Vergos 1,2 On - Line Path Delay Fault Testing of Omega MINs M. Bellos, E. Kalligeros, D. Nikolos,2 & H. T. Vergos,2 Dept. of Computer Engineering and Informatis 2 Computer Tehnology Institute University of Patras,

More information

Reading Object Code. A Visible/Z Lesson

Reading Object Code. A Visible/Z Lesson Reading Objet Code A Visible/Z Lesson The Idea: When programming in a high-level language, we rarely have to think about the speifi ode that is generated for eah instrution by a ompiler. But as an assembly

More information

Extracting Partition Statistics from Semistructured Data

Extracting Partition Statistics from Semistructured Data Extrating Partition Statistis from Semistrutured Data John N. Wilson Rihard Gourlay Robert Japp Mathias Neumüller Department of Computer and Information Sienes University of Strathlyde, Glasgow, UK {jnw,rsg,rpj,mathias}@is.strath.a.uk

More information

Gray Codes for Reflectable Languages

Gray Codes for Reflectable Languages Gray Codes for Refletable Languages Yue Li Joe Sawada Marh 8, 2008 Abstrat We lassify a type of language alled a refletable language. We then develop a generi algorithm that an be used to list all strings

More information

Reading Object Code. A Visible/Z Lesson

Reading Object Code. A Visible/Z Lesson Reading Objet Code A Visible/Z Lesson The Idea: When programming in a high-level language, we rarely have to think about the speifi ode that is generated for eah instrution by a ompiler. But as an assembly

More information

Approximate logic synthesis for error tolerant applications

Approximate logic synthesis for error tolerant applications Approximate logi synthesis for error tolerant appliations Doohul Shin and Sandeep K. Gupta Eletrial Engineering Department, University of Southern California, Los Angeles, CA 989 {doohuls, sandeep}@us.edu

More information

Abstract. Key Words: Image Filters, Fuzzy Filters, Order Statistics Filters, Rank Ordered Mean Filters, Channel Noise. 1.

Abstract. Key Words: Image Filters, Fuzzy Filters, Order Statistics Filters, Rank Ordered Mean Filters, Channel Noise. 1. Fuzzy Weighted Rank Ordered Mean (FWROM) Filters for Mixed Noise Suppression from Images S. Meher, G. Panda, B. Majhi 3, M.R. Meher 4,,4 Department of Eletronis and I.E., National Institute of Tehnology,

More information

A Novel Validity Index for Determination of the Optimal Number of Clusters

A Novel Validity Index for Determination of the Optimal Number of Clusters IEICE TRANS. INF. & SYST., VOL.E84 D, NO.2 FEBRUARY 2001 281 LETTER A Novel Validity Index for Determination of the Optimal Number of Clusters Do-Jong KIM, Yong-Woon PARK, and Dong-Jo PARK, Nonmembers

More information

Chapter 2: Introduction to Maple V

Chapter 2: Introduction to Maple V Chapter 2: Introdution to Maple V 2-1 Working with Maple Worksheets Try It! (p. 15) Start a Maple session with an empty worksheet. The name of the worksheet should be Untitled (1). Use one of the standard

More information

Drawing lines. Naïve line drawing algorithm. drawpixel(x, round(y)); double dy = y1 - y0; double dx = x1 - x0; double m = dy / dx; double y = y0;

Drawing lines. Naïve line drawing algorithm. drawpixel(x, round(y)); double dy = y1 - y0; double dx = x1 - x0; double m = dy / dx; double y = y0; Naïve line drawing algorithm // Connet to grid points(x0,y0) and // (x1,y1) by a line. void drawline(int x0, int y0, int x1, int y1) { int x; double dy = y1 - y0; double dx = x1 - x0; double m = dy / dx;

More information

A {k, n}-secret Sharing Scheme for Color Images

A {k, n}-secret Sharing Scheme for Color Images A {k, n}-seret Sharing Sheme for Color Images Rastislav Luka, Konstantinos N. Plataniotis, and Anastasios N. Venetsanopoulos The Edward S. Rogers Sr. Dept. of Eletrial and Computer Engineering, University

More information

1. The collection of the vowels in the word probability. 2. The collection of real numbers that satisfy the equation x 9 = 0.

1. The collection of the vowels in the word probability. 2. The collection of real numbers that satisfy the equation x 9 = 0. C HPTER 1 SETS I. DEFINITION OF SET We begin our study of probability with the disussion of the basi onept of set. We assume that there is a ommon understanding of what is meant by the notion of a olletion

More information

Exploring the Commonality in Feature Modeling Notations

Exploring the Commonality in Feature Modeling Notations Exploring the Commonality in Feature Modeling Notations Miloslav ŠÍPKA Slovak University of Tehnology Faulty of Informatis and Information Tehnologies Ilkovičova 3, 842 16 Bratislava, Slovakia miloslav.sipka@gmail.om

More information

HEXA: Compact Data Structures for Faster Packet Processing

HEXA: Compact Data Structures for Faster Packet Processing Washington University in St. Louis Washington University Open Sholarship All Computer Siene and Engineering Researh Computer Siene and Engineering Report Number: 27-26 27 HEXA: Compat Data Strutures for

More information

Algorithms for External Memory Lecture 6 Graph Algorithms - Weighted List Ranking

Algorithms for External Memory Lecture 6 Graph Algorithms - Weighted List Ranking Algorithms for External Memory Leture 6 Graph Algorithms - Weighted List Ranking Leturer: Nodari Sithinava Sribe: Andi Hellmund, Simon Ohsenreither 1 Introdution & Motivation After talking about I/O-effiient

More information

Partial Character Decoding for Improved Regular Expression Matching in FPGAs

Partial Character Decoding for Improved Regular Expression Matching in FPGAs Partial Charater Deoding for Improved Regular Expression Mathing in FPGAs Peter Sutton Shool of Information Tehnology and Eletrial Engineering The University of Queensland Brisbane, Queensland, 4072, Australia

More information

Automatic Physical Design Tuning: Workload as a Sequence Sanjay Agrawal Microsoft Research One Microsoft Way Redmond, WA, USA +1-(425)

Automatic Physical Design Tuning: Workload as a Sequence Sanjay Agrawal Microsoft Research One Microsoft Way Redmond, WA, USA +1-(425) Automati Physial Design Tuning: Workload as a Sequene Sanjay Agrawal Mirosoft Researh One Mirosoft Way Redmond, WA, USA +1-(425) 75-357 sagrawal@mirosoft.om Eri Chu * Computer Sienes Department University

More information

CleanUp: Improving Quadrilateral Finite Element Meshes

CleanUp: Improving Quadrilateral Finite Element Meshes CleanUp: Improving Quadrilateral Finite Element Meshes Paul Kinney MD-10 ECC P.O. Box 203 Ford Motor Company Dearborn, MI. 8121 (313) 28-1228 pkinney@ford.om Abstrat: Unless an all quadrilateral (quad)

More information

UCSB Math TI-85 Tutorials: Basics

UCSB Math TI-85 Tutorials: Basics 3 UCSB Math TI-85 Tutorials: Basis If your alulator sreen doesn t show anything, try adjusting the ontrast aording to the instrutions on page 3, or page I-3, of the alulator manual You should read the

More information

Implementing Load-Balanced Switches With Fat-Tree Networks

Implementing Load-Balanced Switches With Fat-Tree Networks Implementing Load-Balaned Swithes With Fat-Tree Networks Hung-Shih Chueh, Ching-Min Lien, Cheng-Shang Chang, Jay Cheng, and Duan-Shin Lee Department of Eletrial Engineering & Institute of Communiations

More information

System-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications

System-Level Parallelism and Throughput Optimization in Designing Reconfigurable Computing Applications System-Level Parallelism and hroughput Optimization in Designing Reonfigurable Computing Appliations Esam El-Araby 1, Mohamed aher 1, Kris Gaj 2, arek El-Ghazawi 1, David Caliga 3, and Nikitas Alexandridis

More information

Sparse Certificates for 2-Connectivity in Directed Graphs

Sparse Certificates for 2-Connectivity in Directed Graphs Sparse Certifiates for 2-Connetivity in Direted Graphs Loukas Georgiadis Giuseppe F. Italiano Aikaterini Karanasiou Charis Papadopoulos Nikos Parotsidis Abstrat Motivated by the emergene of large-sale

More information

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Department of Eletrial and Computer Engineering University of Wisonsin Madison ECE 553: Testing and Testable Design of Digital Systems Fall 2014-2015 Assignment #2 Date Tuesday, September 25, 2014 Due

More information

Learning Convention Propagation in BeerAdvocate Reviews from a etwork Perspective. Abstract

Learning Convention Propagation in BeerAdvocate Reviews from a etwork Perspective. Abstract CS 9 Projet Final Report: Learning Convention Propagation in BeerAdvoate Reviews from a etwork Perspetive Abstrat We look at the way onventions propagate between reviews on the BeerAdvoate dataset, and

More information

1. Introduction. 2. The Probable Stope Algorithm

1. Introduction. 2. The Probable Stope Algorithm 1. Introdution Optimization in underground mine design has reeived less attention than that in open pit mines. This is mostly due to the diversity o underground mining methods and omplexity o underground

More information

Definitions Homework. Quine McCluskey Optimal solutions are possible for some large functions Espresso heuristic. Definitions Homework

Definitions Homework. Quine McCluskey Optimal solutions are possible for some large functions Espresso heuristic. Definitions Homework EECS 33 There be Dragons here http://ziyang.ees.northwestern.edu/ees33/ Teaher: Offie: Email: Phone: L477 Teh dikrp@northwestern.edu 847 467 2298 Today s material might at first appear diffiult Perhaps

More information

What are Cycle-Stealing Systems Good For? A Detailed Performance Model Case Study

What are Cycle-Stealing Systems Good For? A Detailed Performance Model Case Study What are Cyle-Stealing Systems Good For? A Detailed Performane Model Case Study Wayne Kelly and Jiro Sumitomo Queensland University of Tehnology, Australia {w.kelly, j.sumitomo}@qut.edu.au Abstrat The

More information

Direct-Mapped Caches

Direct-Mapped Caches A Case for Diret-Mapped Cahes Mark D. Hill University of Wisonsin ahe is a small, fast buffer in whih a system keeps those parts, of the ontents of a larger, slower memory that are likely to be used soon.

More information

A Partial Sorting Algorithm in Multi-Hop Wireless Sensor Networks

A Partial Sorting Algorithm in Multi-Hop Wireless Sensor Networks A Partial Sorting Algorithm in Multi-Hop Wireless Sensor Networks Abouberine Ould Cheikhna Department of Computer Siene University of Piardie Jules Verne 80039 Amiens Frane Ould.heikhna.abouberine @u-piardie.fr

More information

Improved Circuit-to-CNF Transformation for SAT-based ATPG

Improved Circuit-to-CNF Transformation for SAT-based ATPG Improved Ciruit-to-CNF Transformation for SAT-based ATPG Daniel Tille 1 René Krenz-Bååth 2 Juergen Shloeffel 2 Rolf Drehsler 1 1 Institute of Computer Siene, University of Bremen, 28359 Bremen, Germany

More information

Reduced-Complexity Column-Layered Decoding and. Implementation for LDPC Codes

Reduced-Complexity Column-Layered Decoding and. Implementation for LDPC Codes Redued-Complexity Column-Layered Deoding and Implementation for LDPC Codes Zhiqiang Cui 1, Zhongfeng Wang 2, Senior Member, IEEE, and Xinmiao Zhang 3 1 Qualomm In., San Diego, CA 92121, USA 2 Broadom Corp.,

More information

the data. Structured Principal Component Analysis (SPCA)

the data. Structured Principal Component Analysis (SPCA) Strutured Prinipal Component Analysis Kristin M. Branson and Sameer Agarwal Department of Computer Siene and Engineering University of California, San Diego La Jolla, CA 9193-114 Abstrat Many tasks involving

More information

Outline: Software Design

Outline: Software Design Outline: Software Design. Goals History of software design ideas Design priniples Design methods Life belt or leg iron? (Budgen) Copyright Nany Leveson, Sept. 1999 A Little History... At first, struggling

More information

Multi-Channel Wireless Networks: Capacity and Protocols

Multi-Channel Wireless Networks: Capacity and Protocols Multi-Channel Wireless Networks: Capaity and Protools Tehnial Report April 2005 Pradeep Kyasanur Dept. of Computer Siene, and Coordinated Siene Laboratory, University of Illinois at Urbana-Champaign Email:

More information

Algorithms, Mechanisms and Procedures for the Computer-aided Project Generation System

Algorithms, Mechanisms and Procedures for the Computer-aided Project Generation System Algorithms, Mehanisms and Proedures for the Computer-aided Projet Generation System Anton O. Butko 1*, Aleksandr P. Briukhovetskii 2, Dmitry E. Grigoriev 2# and Konstantin S. Kalashnikov 3 1 Department

More information

Acoustic Links. Maximizing Channel Utilization for Underwater

Acoustic Links. Maximizing Channel Utilization for Underwater Maximizing Channel Utilization for Underwater Aousti Links Albert F Hairris III Davide G. B. Meneghetti Adihele Zorzi Department of Information Engineering University of Padova, Italy Email: {harris,davide.meneghetti,zorzi}@dei.unipd.it

More information

Design of High Speed Mac Unit

Design of High Speed Mac Unit Design of High Speed Ma Unit 1 Harish Babu N, 2 Rajeev Pankaj N 1 PG Student, 2 Assistant professor Shools of Eletronis Engineering, VIT University, Vellore -632014, TamilNadu, India. 1 harishharsha72@gmail.om,

More information

This fact makes it difficult to evaluate the cost function to be minimized

This fact makes it difficult to evaluate the cost function to be minimized RSOURC LLOCTION N SSINMNT In the resoure alloation step the amount of resoures required to exeute the different types of proesses is determined. We will refer to the time interval during whih a proess

More information

SVC-DASH-M: Scalable Video Coding Dynamic Adaptive Streaming Over HTTP Using Multiple Connections

SVC-DASH-M: Scalable Video Coding Dynamic Adaptive Streaming Over HTTP Using Multiple Connections SVC-DASH-M: Salable Video Coding Dynami Adaptive Streaming Over HTTP Using Multiple Connetions Samar Ibrahim, Ahmed H. Zahran and Mahmoud H. Ismail Department of Eletronis and Eletrial Communiations, Faulty

More information

COST PERFORMANCE ASPECTS OF CCD FAST AUXILIARY MEMORY

COST PERFORMANCE ASPECTS OF CCD FAST AUXILIARY MEMORY COST PERFORMANCE ASPECTS OF CCD FAST AUXILIARY MEMORY Dileep P, Bhondarkor Texas Instruments Inorporated Dallas, Texas ABSTRACT Charge oupled devies (CCD's) hove been mentioned as potential fast auxiliary

More information

The Minimum Redundancy Maximum Relevance Approach to Building Sparse Support Vector Machines

The Minimum Redundancy Maximum Relevance Approach to Building Sparse Support Vector Machines The Minimum Redundany Maximum Relevane Approah to Building Sparse Support Vetor Mahines Xiaoxing Yang, Ke Tang, and Xin Yao, Nature Inspired Computation and Appliations Laboratory (NICAL), Shool of Computer

More information

Series/1 GA File No i=:: IBM Series/ Battery Backup Unit Description :::5 ~ ~ >-- ffi B~88 ~0 (] II IIIIII

Series/1 GA File No i=:: IBM Series/ Battery Backup Unit Description :::5 ~ ~ >-- ffi B~88 ~0 (] II IIIIII Series/1 I. (.. GA34-0032-0 File No. 51-10 a i=:: 5 Q 1 IBM Series/1 4999 Battery Bakup Unit Desription B88 0 (] o. :::5 >-- ffi "- I II1111111111IIIIII1111111 ---- - - - - ----- --_.- Series/1 «h: ",

More information

On the Generation of Multiplexer Circuits for Pass Transistor Logic

On the Generation of Multiplexer Circuits for Pass Transistor Logic Preprint from Proeedings of DATE 2, Paris, rane, Marh 2 On the Generation of Multiplexer Ciruits for Pass Transistor Logi Christoph Sholl Bernd Beker Institute of Computer Siene Albert Ludwigs University

More information

Multiple Assignments

Multiple Assignments Two Outputs Conneted Together Multiple Assignments Two Outputs Conneted Together if (En1) Q

More information

Performance Benchmarks for an Interactive Video-on-Demand System

Performance Benchmarks for an Interactive Video-on-Demand System Performane Benhmarks for an Interative Video-on-Demand System. Guo,P.G.Taylor,E.W.M.Wong,S.Chan,M.Zukerman andk.s.tang ARC Speial Researh Centre for Ultra-Broadband Information Networks (CUBIN) Department

More information

The AMDREL Project in Retrospective

The AMDREL Project in Retrospective The AMDREL Projet in Retrospetive K. Siozios 1, G. Koutroumpezis 1, K. Tatas 1, N. Vassiliadis 2, V. Kalenteridis 2, H. Pournara 2, I. Pappas 2, D. Soudris 1, S. Nikolaidis 2, S. Siskos 2, and A. Thanailakis

More information

Multiple-Criteria Decision Analysis: A Novel Rank Aggregation Method

Multiple-Criteria Decision Analysis: A Novel Rank Aggregation Method 3537 Multiple-Criteria Deision Analysis: A Novel Rank Aggregation Method Derya Yiltas-Kaplan Department of Computer Engineering, Istanbul University, 34320, Avilar, Istanbul, Turkey Email: dyiltas@ istanbul.edu.tr

More information

13.1 Numerical Evaluation of Integrals Over One Dimension

13.1 Numerical Evaluation of Integrals Over One Dimension 13.1 Numerial Evaluation of Integrals Over One Dimension A. Purpose This olletion of subprograms estimates the value of the integral b a f(x) dx where the integrand f(x) and the limits a and b are supplied

More information

Accommodations of QoS DiffServ Over IP and MPLS Networks

Accommodations of QoS DiffServ Over IP and MPLS Networks Aommodations of QoS DiffServ Over IP and MPLS Networks Abdullah AlWehaibi, Anjali Agarwal, Mihael Kadoh and Ahmed ElHakeem Department of Eletrial and Computer Department de Genie Eletrique Engineering

More information

Establishing Secure Ethernet LANs Using Intelligent Switching Hubs in Internet Environments

Establishing Secure Ethernet LANs Using Intelligent Switching Hubs in Internet Environments Establishing Seure Ethernet LANs Using Intelligent Swithing Hubs in Internet Environments WOEIJIUNN TSAUR AND SHIJINN HORNG Department of Eletrial Engineering, National Taiwan University of Siene and Tehnology,

More information

Video Data and Sonar Data: Real World Data Fusion Example

Video Data and Sonar Data: Real World Data Fusion Example 14th International Conferene on Information Fusion Chiago, Illinois, USA, July 5-8, 2011 Video Data and Sonar Data: Real World Data Fusion Example David W. Krout Applied Physis Lab dkrout@apl.washington.edu

More information

A Dual-Hamiltonian-Path-Based Multicasting Strategy for Wormhole-Routed Star Graph Interconnection Networks

A Dual-Hamiltonian-Path-Based Multicasting Strategy for Wormhole-Routed Star Graph Interconnection Networks A Dual-Hamiltonian-Path-Based Multiasting Strategy for Wormhole-Routed Star Graph Interonnetion Networks Nen-Chung Wang Department of Information and Communiation Engineering Chaoyang University of Tehnology,

More information

A Load-Balanced Clustering Protocol for Hierarchical Wireless Sensor Networks

A Load-Balanced Clustering Protocol for Hierarchical Wireless Sensor Networks International Journal of Advanes in Computer Networks and Its Seurity IJCNS A Load-Balaned Clustering Protool for Hierarhial Wireless Sensor Networks Mehdi Tarhani, Yousef S. Kavian, Saman Siavoshi, Ali

More information

Cluster-Based Cumulative Ensembles

Cluster-Based Cumulative Ensembles Cluster-Based Cumulative Ensembles Hanan G. Ayad and Mohamed S. Kamel Pattern Analysis and Mahine Intelligene Lab, Eletrial and Computer Engineering, University of Waterloo, Waterloo, Ontario N2L 3G1,

More information

Calculation of typical running time of a branch-and-bound algorithm for the vertex-cover problem

Calculation of typical running time of a branch-and-bound algorithm for the vertex-cover problem Calulation of typial running time of a branh-and-bound algorithm for the vertex-over problem Joni Pajarinen, Joni.Pajarinen@iki.fi Otober 21, 2007 1 Introdution The vertex-over problem is one of a olletion

More information

Fuzzy Meta Node Fuzzy Metagraph and its Cluster Analysis

Fuzzy Meta Node Fuzzy Metagraph and its Cluster Analysis Journal of Computer Siene 4 (): 9-97, 008 ISSN 549-3636 008 Siene Publiations Fuzzy Meta Node Fuzzy Metagraph and its Cluster Analysis Deepti Gaur, Aditya Shastri and Ranjit Biswas Department of Computer

More information

A DYNAMIC ACCESS CONTROL WITH BINARY KEY-PAIR

A DYNAMIC ACCESS CONTROL WITH BINARY KEY-PAIR Malaysian Journal of Computer Siene, Vol 10 No 1, June 1997, pp 36-41 A DYNAMIC ACCESS CONTROL WITH BINARY KEY-PAIR Md Rafiqul Islam, Harihodin Selamat and Mohd Noor Md Sap Faulty of Computer Siene and

More information

represent = as a finite deimal" either in base 0 or in base. We an imagine that the omputer first omputes the mathematial = then rounds the result to

represent = as a finite deimal either in base 0 or in base. We an imagine that the omputer first omputes the mathematial = then rounds the result to Sientifi Computing Chapter I Computer Arithmeti Jonathan Goodman Courant Institute of Mathemaial Sienes Last revised January, 00 Introdution One of the many soures of error in sientifi omputing is inexat

More information

Triangles. Learning Objectives. Pre-Activity

Triangles. Learning Objectives. Pre-Activity Setion 3.2 Pre-tivity Preparation Triangles Geena needs to make sure that the dek she is building is perfetly square to the brae holding the dek in plae. How an she use geometry to ensure that the boards

More information

MATH STUDENT BOOK. 12th Grade Unit 6

MATH STUDENT BOOK. 12th Grade Unit 6 MATH STUDENT BOOK 12th Grade Unit 6 Unit 6 TRIGONOMETRIC APPLICATIONS MATH 1206 TRIGONOMETRIC APPLICATIONS INTRODUCTION 3 1. TRIGONOMETRY OF OBLIQUE TRIANGLES 5 LAW OF SINES 5 AMBIGUITY AND AREA OF A TRIANGLE

More information

A Novel Bit Level Time Series Representation with Implication of Similarity Search and Clustering

A Novel Bit Level Time Series Representation with Implication of Similarity Search and Clustering A Novel Bit Level Time Series Representation with Impliation of Similarity Searh and lustering hotirat Ratanamahatana, Eamonn Keogh, Anthony J. Bagnall 2, and Stefano Lonardi Dept. of omputer Siene & Engineering,

More information

Cross-layer Resource Allocation on Broadband Power Line Based on Novel QoS-priority Scheduling Function in MAC Layer

Cross-layer Resource Allocation on Broadband Power Line Based on Novel QoS-priority Scheduling Function in MAC Layer Communiations and Networ, 2013, 5, 69-73 http://dx.doi.org/10.4236/n.2013.53b2014 Published Online September 2013 (http://www.sirp.org/journal/n) Cross-layer Resoure Alloation on Broadband Power Line Based

More information

Detecting Moving Targets in Clutter in Airborne SAR via Keystoning and Multiple Phase Center Interferometry

Detecting Moving Targets in Clutter in Airborne SAR via Keystoning and Multiple Phase Center Interferometry Deteting Moving Targets in Clutter in Airborne SAR via Keystoning and Multiple Phase Center Interferometry D. M. Zasada, P. K. Sanyal The MITRE Corp., 6 Eletroni Parkway, Rome, NY 134 (dmzasada, psanyal)@mitre.org

More information

Dynamic Programming. Lecture #8 of Algorithms, Data structures and Complexity. Joost-Pieter Katoen Formal Methods and Tools Group

Dynamic Programming. Lecture #8 of Algorithms, Data structures and Complexity. Joost-Pieter Katoen Formal Methods and Tools Group Dynami Programming Leture #8 of Algorithms, Data strutures and Complexity Joost-Pieter Katoen Formal Methods and Tools Group E-mail: katoen@s.utwente.nl Otober 29, 2002 JPK #8: Dynami Programming ADC (214020)

More information

The Happy Ending Problem

The Happy Ending Problem The Happy Ending Problem Neeldhara Misra STATUTORY WARNING This doument is a draft version 1 Introdution The Happy Ending problem first manifested itself on a typial wintery evening in 1933 These evenings

More information

The Mathematics of Simple Ultrasonic 2-Dimensional Sensing

The Mathematics of Simple Ultrasonic 2-Dimensional Sensing The Mathematis of Simple Ultrasoni -Dimensional Sensing President, Bitstream Tehnology The Mathematis of Simple Ultrasoni -Dimensional Sensing Introdution Our ompany, Bitstream Tehnology, has been developing

More information

Capturing Large Intra-class Variations of Biometric Data by Template Co-updating

Capturing Large Intra-class Variations of Biometric Data by Template Co-updating Capturing Large Intra-lass Variations of Biometri Data by Template Co-updating Ajita Rattani University of Cagliari Piazza d'armi, Cagliari, Italy ajita.rattani@diee.unia.it Gian Lua Marialis University

More information

Graph-Based vs Depth-Based Data Representation for Multiview Images

Graph-Based vs Depth-Based Data Representation for Multiview Images Graph-Based vs Depth-Based Data Representation for Multiview Images Thomas Maugey, Antonio Ortega, Pasal Frossard Signal Proessing Laboratory (LTS), Eole Polytehnique Fédérale de Lausanne (EPFL) Email:

More information

NONLINEAR BACK PROJECTION FOR TOMOGRAPHIC IMAGE RECONSTRUCTION. Ken Sauer and Charles A. Bouman

NONLINEAR BACK PROJECTION FOR TOMOGRAPHIC IMAGE RECONSTRUCTION. Ken Sauer and Charles A. Bouman NONLINEAR BACK PROJECTION FOR TOMOGRAPHIC IMAGE RECONSTRUCTION Ken Sauer and Charles A. Bouman Department of Eletrial Engineering, University of Notre Dame Notre Dame, IN 46556, (219) 631-6999 Shool of

More information

Dynamic Algorithms Multiple Choice Test

Dynamic Algorithms Multiple Choice Test 3226 Dynami Algorithms Multiple Choie Test Sample test: only 8 questions 32 minutes (Real test has 30 questions 120 minutes) Årskort Name Eah of the following 8 questions has 4 possible answers of whih

More information

RAC 2 E: Novel Rendezvous Protocol for Asynchronous Cognitive Radios in Cooperative Environments

RAC 2 E: Novel Rendezvous Protocol for Asynchronous Cognitive Radios in Cooperative Environments 21st Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communiations 1 RAC 2 E: Novel Rendezvous Protool for Asynhronous Cognitive Radios in Cooperative Environments Valentina Pavlovska,

More information

Detection and Recognition of Non-Occluded Objects using Signature Map

Detection and Recognition of Non-Occluded Objects using Signature Map 6th WSEAS International Conferene on CIRCUITS, SYSTEMS, ELECTRONICS,CONTROL & SIGNAL PROCESSING, Cairo, Egypt, De 9-31, 007 65 Detetion and Reognition of Non-Oluded Objets using Signature Map Sangbum Park,

More information

Adapting K-Medians to Generate Normalized Cluster Centers

Adapting K-Medians to Generate Normalized Cluster Centers Adapting -Medians to Generate Normalized Cluster Centers Benamin J. Anderson, Deborah S. Gross, David R. Musiant Anna M. Ritz, Thomas G. Smith, Leah E. Steinberg Carleton College andersbe@gmail.om, {dgross,

More information

Menu. X + /X=1 and XY+X /Y = X(Y + /Y) = X

Menu. X + /X=1 and XY+X /Y = X(Y + /Y) = X Menu K-Maps and Boolean Algera >Don t ares >5 Variale Look into my... 1 Karnaugh Maps - Boolean Algera We have disovered that simplifiation/minimization is an art. If you see it, GREAT! Else, work at it,

More information

Self-Adaptive Parent to Mean-Centric Recombination for Real-Parameter Optimization

Self-Adaptive Parent to Mean-Centric Recombination for Real-Parameter Optimization Self-Adaptive Parent to Mean-Centri Reombination for Real-Parameter Optimization Kalyanmoy Deb and Himanshu Jain Department of Mehanial Engineering Indian Institute of Tehnology Kanpur Kanpur, PIN 86 {deb,hjain}@iitk.a.in

More information

And, the (low-pass) Butterworth filter of order m is given in the frequency domain by

And, the (low-pass) Butterworth filter of order m is given in the frequency domain by Problem Set no.3.a) The ideal low-pass filter is given in the frequeny domain by B ideal ( f ), f f; =, f > f. () And, the (low-pass) Butterworth filter of order m is given in the frequeny domain by B

More information

We don t need no generation - a practical approach to sliding window RLNC

We don t need no generation - a practical approach to sliding window RLNC We don t need no generation - a pratial approah to sliding window RLNC Simon Wunderlih, Frank Gabriel, Sreekrishna Pandi, Frank H.P. Fitzek Deutshe Telekom Chair of Communiation Networks, TU Dresden, Dresden,

More information

An Optimized Approach on Applying Genetic Algorithm to Adaptive Cluster Validity Index

An Optimized Approach on Applying Genetic Algorithm to Adaptive Cluster Validity Index IJCSES International Journal of Computer Sienes and Engineering Systems, ol., No.4, Otober 2007 CSES International 2007 ISSN 0973-4406 253 An Optimized Approah on Applying Geneti Algorithm to Adaptive

More information

Query Evaluation Overview. Query Optimization: Chap. 15. Evaluation Example. Cost Estimation. Query Blocks. Query Blocks

Query Evaluation Overview. Query Optimization: Chap. 15. Evaluation Example. Cost Estimation. Query Blocks. Query Blocks Query Evaluation Overview Query Optimization: Chap. 15 CS634 Leture 12 SQL query first translated to relational algebra (RA) Atually, some additional operators needed for SQL Tree of RA operators, with

More information

Semi-Supervised Affinity Propagation with Instance-Level Constraints

Semi-Supervised Affinity Propagation with Instance-Level Constraints Semi-Supervised Affinity Propagation with Instane-Level Constraints Inmar E. Givoni, Brendan J. Frey Probabilisti and Statistial Inferene Group University of Toronto 10 King s College Road, Toronto, Ontario,

More information

Supplementary Material: Geometric Calibration of Micro-Lens-Based Light-Field Cameras using Line Features

Supplementary Material: Geometric Calibration of Micro-Lens-Based Light-Field Cameras using Line Features Supplementary Material: Geometri Calibration of Miro-Lens-Based Light-Field Cameras using Line Features Yunsu Bok, Hae-Gon Jeon and In So Kweon KAIST, Korea As the supplementary material, we provide detailed

More information

C 2 C 3 C 1 M S. f e. e f (3,0) (0,1) (2,0) (-1,1) (1,0) (-1,0) (1,-1) (0,-1) (-2,0) (-3,0) (0,-2)

C 2 C 3 C 1 M S. f e. e f (3,0) (0,1) (2,0) (-1,1) (1,0) (-1,0) (1,-1) (0,-1) (-2,0) (-3,0) (0,-2) SPECIAL ISSUE OF IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION: MULTI-ROBOT SSTEMS, 00 Distributed reonfiguration of hexagonal metamorphi robots Jennifer E. Walter, Jennifer L. Welh, and Nany M. Amato Abstrat

More information

arxiv: v1 [cs.db] 13 Sep 2017

arxiv: v1 [cs.db] 13 Sep 2017 An effiient lustering algorithm from the measure of loal Gaussian distribution Yuan-Yen Tai (Dated: May 27, 2018) In this paper, I will introdue a fast and novel lustering algorithm based on Gaussian distribution

More information

An Alternative Approach to the Fuzzifier in Fuzzy Clustering to Obtain Better Clustering Results

An Alternative Approach to the Fuzzifier in Fuzzy Clustering to Obtain Better Clustering Results An Alternative Approah to the Fuzziier in Fuzzy Clustering to Obtain Better Clustering Results Frank Klawonn Department o Computer Siene University o Applied Sienes BS/WF Salzdahlumer Str. 46/48 D-38302

More information

Divide-and-conquer algorithms 1

Divide-and-conquer algorithms 1 * 1 Multipliation Divide-and-onquer algorithms 1 The mathematiian Gauss one notied that although the produt of two omplex numbers seems to! involve four real-number multipliations it an in fat be done

More information

A Unified Subdivision Scheme for Polygonal Modeling

A Unified Subdivision Scheme for Polygonal Modeling EUROGRAPHICS 2 / A. Chalmers and T.-M. Rhyne (Guest Editors) Volume 2 (2), Number 3 A Unified Subdivision Sheme for Polygonal Modeling Jérôme Maillot Jos Stam Alias Wavefront Alias Wavefront 2 King St.

More information

The Implementation of RRTs for a Remote-Controlled Mobile Robot

The Implementation of RRTs for a Remote-Controlled Mobile Robot ICCAS5 June -5, KINEX, Gyeonggi-Do, Korea he Implementation of RRs for a Remote-Controlled Mobile Robot Chi-Won Roh*, Woo-Sub Lee **, Sung-Chul Kang *** and Kwang-Won Lee **** * Intelligent Robotis Researh

More information

Recommendation Subgraphs for Web Discovery

Recommendation Subgraphs for Web Discovery Reommation Subgraphs for Web Disovery Arda Antikaioglu Department of Mathematis Carnegie Mellon University aantika@andrew.mu.edu R. Ravi Tepper Shool of Business Carnegie Mellon University ravi@mu.edu

More information

Flow Demands Oriented Node Placement in Multi-Hop Wireless Networks

Flow Demands Oriented Node Placement in Multi-Hop Wireless Networks Flow Demands Oriented Node Plaement in Multi-Hop Wireless Networks Zimu Yuan Institute of Computing Tehnology, CAS, China {zimu.yuan}@gmail.om arxiv:153.8396v1 [s.ni] 29 Mar 215 Abstrat In multi-hop wireless

More information

HIGHER ORDER full-wave three-dimensional (3-D) large-domain techniques in

HIGHER ORDER full-wave three-dimensional (3-D) large-domain techniques in FACTA UNIVERSITATIS (NIŠ) SER.: ELEC. ENERG. vol. 21, no. 2, August 2008, 209-220 Comparison of Higher Order FEM and MoM/SIE Approahes in Analyses of Closed- and Open-Region Eletromagneti Problems Milan

More information

Hard-Potato Routing. Maurice Herlihy y Brown University Providence, Rhode Island packets.

Hard-Potato Routing. Maurice Herlihy y Brown University Providence, Rhode Island packets. Hard-Potato Routing Costas Bush Λ Brown University Providene, Rhode Island b@s.brown.edu Maurie Herlihy y Brown University Providene, Rhode Island herlihy@s.brown.edu Roger Wattenhofer z Brown University

More information

Space- and Time-Efficient BDD Construction via Working Set Control

Space- and Time-Efficient BDD Construction via Working Set Control Spae- and Time-Effiient BDD Constrution via Working Set Control Bwolen Yang Yirng-An Chen Randal E. Bryant David R. O Hallaron Computer Siene Department Carnegie Mellon University Pittsburgh, PA 15213.

More information

DETECTION METHOD FOR NETWORK PENETRATING BEHAVIOR BASED ON COMMUNICATION FINGERPRINT

DETECTION METHOD FOR NETWORK PENETRATING BEHAVIOR BASED ON COMMUNICATION FINGERPRINT DETECTION METHOD FOR NETWORK PENETRATING BEHAVIOR BASED ON COMMUNICATION FINGERPRINT 1 ZHANGGUO TANG, 2 HUANZHOU LI, 3 MINGQUAN ZHONG, 4 JIAN ZHANG 1 Institute of Computer Network and Communiation Tehnology,

More information

A radiometric analysis of projected sinusoidal illumination for opaque surfaces

A radiometric analysis of projected sinusoidal illumination for opaque surfaces University of Virginia tehnial report CS-21-7 aompanying A Coaxial Optial Sanner for Synhronous Aquisition of 3D Geometry and Surfae Refletane A radiometri analysis of projeted sinusoidal illumination

More information

Interconnect Delay Minimization through Interlayer Via Placement in 3-D ICs

Interconnect Delay Minimization through Interlayer Via Placement in 3-D ICs Interonnet Delay Minimization through Interlayer Via Plaement in -D ICs Vasilis F. Pavlidis, Eby G. Friedman Department of Eletrial and Computer Engineering University of Rohester Rohester, New York 467,

More information

Colouring contact graphs of squares and rectilinear polygons de Berg, M.T.; Markovic, A.; Woeginger, G.

Colouring contact graphs of squares and rectilinear polygons de Berg, M.T.; Markovic, A.; Woeginger, G. Colouring ontat graphs of squares and retilinear polygons de Berg, M.T.; Markovi, A.; Woeginger, G. Published in: nd European Workshop on Computational Geometry (EuroCG 06), 0 Marh - April, Lugano, Switzerland

More information

THROUGHPUT EVALUATION OF AN ASYMMETRICAL FDDI TOKEN RING NETWORK WITH MULTIPLE CLASSES OF TRAFFIC

THROUGHPUT EVALUATION OF AN ASYMMETRICAL FDDI TOKEN RING NETWORK WITH MULTIPLE CLASSES OF TRAFFIC THROUGHPUT EVALUATION OF AN ASYMMETRICAL FDDI TOKEN RING NETWORK WITH MULTIPLE CLASSES OF TRAFFIC Priya N. Werahera and Anura P. Jayasumana Department of Eletrial Engineering Colorado State University

More information

Scheduling Multiple Independent Hard-Real-Time Jobs on a Heterogeneous Multiprocessor

Scheduling Multiple Independent Hard-Real-Time Jobs on a Heterogeneous Multiprocessor Sheduling Multiple Independent Hard-Real-Time Jobs on a Heterogeneous Multiproessor Orlando Moreira NXP Semiondutors Researh Eindhoven, Netherlands orlando.moreira@nxp.om Frederio Valente Universidade

More information

Development Length: Compression Bars

Development Length: Compression Bars CHAPTER Reinfored Conrete Design Fifth Edition DEVELOPMENT, SPLICES, AND SIMPLE SPAN BAR CUTOFFS A. J. Clark Shool of Engineering Department of Civil and Environmental Engineering Part I Conrete Design

More information