Embedded many core sensor-processor system

Size: px
Start display at page:

Download "Embedded many core sensor-processor system"

Transcription

1 Efficiency of our computational infrastructure Embedded systems (P-ITEEA_0033) Embedded many core sensor-processor system Lecture 4 2, March, nm technology 1.2 billion transistors 3.4 GHz clock frequency Up to 1500 pins High-end processor: 6 x 3.5 GHz 100 GFlops (32 bit) ~ 1000GOps(8bit) 90W Intel 8080 processor MHz 0.5MOps It powered a simple computer at that time ~ 6000 transistors 200,000 pieces of 8080 can be placed to one single chip!!! 1700 times clock frequency today!!! The technology offers 340,000,000 times highest capacity However, a Pentium has only ~2,000,000 times larger capacity!!! 170x inefficiency = 6 years scaling down!!! Why do we need many-core? The single core microprocessors reached the power ceiling 11 years ago The performance/power figures are better for many-cores The many-core processors does not need new technology Vertical integration requires some technology changes Next generation computer technology (nanotechnology?) is still in research phase W 100W 2005 year Why does many-core consumes less power? Digital circuits power is proportional with the frequency on constant DC level DC level drops with frequency drop Complexity of circuits drops with frequency drop Simpler, smaller, shared auxiliary circuits Scheduler Fetcher Instruction reordering # proc. f P Pc High-speed IO 1 4 GHz 100 W 20 GOps SIMD architectures 4 2 GHz 100 W 40 GOps One instruction control unit One IO unit Local IOs during operation 16 1 GHz 100 W 80 GOps Biomotivated early-vision architectures Embedded sensor and processor arrays; Local interconnections; Single Instruction-Multiple Data (SIMD); Local memories; Adaptivity through masking; Different data representations (analog, logic); Sensor Processor Memory Implementations Analog CNN architecture (fine-grain) ACE16k Analog fine-grain RISC SCAMP Q-Eye (Homework will be on this architecture!) Biological sensor-processor Multiple layers, specialized cells (non-programmable) Silicon based sensor-processor Single programmable layer 1

2 Eye-RIS system AnaFocus Ltd, Seville Q-Eye chip is a SIMD architecture Single Instruction Multiple Data Based on the Q-Eye sensor-processor chip 176x144 array size ~30x30 micron cell size analog SIMD processor array 100mW An array of 176x144 locally interconnected uniform processing elements (called cells) Each processor have own physical address Efficient local communication Same instruction is executed in each proc. at a time instant Local memories are in the processing cells There is a sensor in each processing cell One control unit is shared by the array 1:1 pixel-processor mapping (fine-grain) Ctrl. Unit Digital Microprocessor Universal Turing machine Time-multiplexed hardware resources Functionality determined by software data storage program processor x1,x2,x3 xi x x = F(pn,s,x) x s = G(pn,s,x) p1 p2 p3 p4. pn pn instruction Analogue Microprocessor Universal Turing machine Time-multiplexed hardware resources Functionality determined by software Discrete-time continuous-value ANALOGUE MICROPROCESSORS data storage program processor x1,x2,x3 xi x x = F(pn,s,x) x s = G(pn,s,x) p1 p2 p3 p4. pn pn instruction How the processor array works? Memories: Entire 176x144 sized 1 bit or analog images Operations: Shift, add/sub, copy, conversion, logic, diffusion Capture LLM1 Shift_Down LLM1 LLM2 XOR LLM1 LLM2 LLM3 LLM1 LLM3 LLM2 Sensing images through the photodiodes of the sensor layer; Storing up to 6 grayscale and 4 binary images; Performing grayscale image additions, subtraction and scaling; Performing diffusion operator; Performing grayscale to binary conversions; Performing logic and morphologic operations; Up to 1000 FPS loading and downloading of images (176x144); Q-Eye Chip Architecture Analog processing components 2

3 Cell Architecture Basic operations Grayscale Diffusion (Gaussian, directional, masked); (~12ms) Multiple-add (MAC); (~2ms) Shift; (~0,5ms) Threshold; (~2ms) Mean ; (~2ms) Difference (positive, negative, absolute, signed); (~4ms) Image capture Linear or HDR; Morphologic Arbitrary 3x3 morphologic operations; (~0,2ms) Logic AND, OR, EQU, XOR, NOT, etc. (~0,1ms) Image I/O Full, (gray: 153ms, binary: 27ms) part, Address event. Image acquisition with different integration times Sobel operation 24ms 200ms 1.6ms 6.4ms 12.8ms 25.6ms 51.2ms 102.4ms Result Mean calculation Thresholdings Threshold global Threshold global adaptive Final result Evaluation time: 200ns The final result is a completely smooth image, which preserved the charge. Diffused image Threshold local adaptive 3

4 Diffusion operation Conditional operation Conditional copy 80 ns 600 ns 900 ns 1600 ns s mask conditional copy Conditional diffusion mask diffusion result Algorithmic processing Analog transient for a non propagating instruction: 600ns (typical) Output Bottleneck Issue Calibration between intermediate processing steps: 3 ms (typical) B&W processing tasks are executed 4 times faster 176x144 image Median Filter Sobel Edge 25 kb 6500 frames/sec (grayscale readout) Input Input 2 kb Sobel Low-Pass Erosion + XOR Shadowing Binary Map frames/sec binary readout How many black pixels? 2 Bytes Any black pixels? 1 bit Conventional Vision System Eye-RIS Vision System Be aware of the data size of F! In this case: f << F Pixel-wise local processing is more efficient in the analog domain in an array computer 4

5 Eye-RIS system Software Eye-RIS ADK Nios II: ANSI C/C++ Q-EYE: CFPP Programming Programming Q-Eye chip The CFPP Image Processing Library (IPL) Spatio-temporal filters Arithmetic operation between images Thresholding Morphological and logic binary operations The Extended Image Processing Library (EIPL) Blob management Classifying functions Linear and non-linear digital processing of grey-level images Geometrical transformations Programming Altera Nios II C,C++, Assembly The Eye-RIS Basic Library (EBL): Control the execution of the CFPP code I/O management Sending and/or receiving images to/from the PC either to be displayed or saved to disk Printing information messages to a console Timer management Programming Eye-RIS (sync) 5

6 Programming Eye-RIS (async) CFPP global memories // Declaration extern fpp_int value; extern fpp_bool flag; extern fpp_time texp; // Access void foo() value = 123; int foo = value; if(flag) FPPTime_write(texp, 500); int readtexp = FPPTime_read(texp); Acess Exercises (Everyone should select one) FJf4KLwZkz1YxSjg/edit?usp=sharing Documentations You will need Eye-RIS v1.3 IPL Reference.pdf mostly Please do not share the link on public places! Getting started with the Eye-RIS system Login: Admin (no password) Make sure that the camera is plugged both to the 220V and the laptop via Ethernet cable Start Eye-RIS ADK 10.1 File New Eye-RIS project Add your project name Set Eye-RIS1.3 as system version Finish Edit the two codes Main.cpp CFPPCode.fpp Compile and Run with the green triangle Select Eye-RIS application If neverending cycle, stop with red square If it the camera is not found, unplug, plug, and/or reset the laptop (Windows) Make sure that the optics is set properly Programming the Eye-RIS system First task Capture an image Apply thresholding Find edges Display images Main.cpp program code #include "eyerisbl.h" extern fpp_int img0, img1, img2, img3, img4; int main() setnumberofwindows(5,5); while (1) Section_execute(Sample1); Image_display(img0, WINDOW_0, GREY); Image_display(img1, WINDOW_1, BINARY); Image_display(img2, WINDOW_2, BINARY); Image_display(img3, WINDOW_3, BINARY); 6

7 FPP program 1 #include "ipl.hfpp" int img0=0, img1=1, img2=2, img3=3, img4=4; void section Sample1() time exptime = 15; int gain = 2; Sense_acquire(LAM_0, exptime, gain); Move_downloadImage(LAM_0, img0, GREY); Thresh_global(LAM_0, LDM_0, 128); Move_downloadImage(LDM_0, img1, BINARY); Morph_erode(LDM_0, LDM_1, CONNECT_8, 1, BINARY_BLACK); Move_downloadImage(LDM_1, img2, BINARY); Logic_xor(LDM_0, LDM_1, LDM_2); Move_downloadImage(LDM_2, img3, BINARY); Problems The illumination changes dislocate the edges There are many single white points on the results Improved second version Adaptive thresholding is applied The single white points are deleted void section Sample2() time exptime = 15; int gain = 2; long ncycles=300; FPP program 2 Sense_acquire(LAM_0, exptime, gain); Move_downloadImage(LAM_0, img0, GREY); Move_moveImage(LAM_0, LAM_1); Filter_diffusion(LAM_1, ncycles); Move_downloadImage(LAM_1, img1, GREY); Thresh_local(LAM_0, LDM_0, LAM_1); Morph_removeSinglePoints(LDM_0, LDM_0, BINARY_BLACK); Move_downloadImage(LDM_0, img2, BINARY); Morph_erode(LDM_0, LDM_1, CONNECT_8, 1, BINARY_BLACK); Move_downloadImage(LDM_1, img3, BINARY); Logic_xor(LDM_0, LDM_1, LDM_2); Move_downloadImage(LDM_2, img4, BINARY); 7

Massively Parallel Computing on Silicon: SIMD Implementations. V.M.. Brea Univ. of Santiago de Compostela Spain

Massively Parallel Computing on Silicon: SIMD Implementations. V.M.. Brea Univ. of Santiago de Compostela Spain Massively Parallel Computing on Silicon: SIMD Implementations V.M.. Brea Univ. of Santiago de Compostela Spain GOAL Give an overview on the state-of of-the- art of Digital on-chip CMOS SIMD Solutions,

More information

Lecture 1 Introduction to Microprocessors

Lecture 1 Introduction to Microprocessors CPE 390: Microprocessor Systems Spring 2018 Lecture 1 Introduction to Microprocessors Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030 1

More information

1 Digital tools. 1.1 Introduction

1 Digital tools. 1.1 Introduction 1 Digital tools 1.1 Introduction In the past few years, enormous advances have been made in the cost, power, and ease of use of microcomputers and associated analog and digital circuits. It is now possible,

More information

Introduction to Video and Image Processing

Introduction to Video and Image Processing Thomas В. Moeslund Introduction to Video and Image Processing Building Real Systems and Applications Springer Contents 1 Introduction 1 1.1 The Different Flavors of Video and Image Processing 2 1.2 General

More information

UNIT 2 (ECS-10CS72) VTU Question paper solutions

UNIT 2 (ECS-10CS72) VTU Question paper solutions UNIT 2 (ECS-10CS72) VTU Question paper solutions 1. Differentiate between Harvard and von Neumann architecture. Jun 14 The Harvard architecture is a computer architecture with physically separate storage

More information

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output

MICROPROCESSOR MICROPROCESSOR. From the above description, we can draw the following block diagram to represent a microprocessor based system: Output 8085 SATISH CHANDRA What is a Microprocessor? The word comes from the combination micro and processor. Processor means a device that processes whatever. In this context, processor means a device that processes

More information

Calendar Description

Calendar Description ECE212 B1: Introduction to Microprocessors Lecture 1 Calendar Description Microcomputer architecture, assembly language programming, memory and input/output system, interrupts All the instructions are

More information

COS 140: Foundations of Computer Science

COS 140: Foundations of Computer Science COS 140: Foundations of Computer Science CPU Organization and Assembly Language Fall 2018 CPU 3 Components of the CPU..................................................... 4 Registers................................................................

More information

Laboratory Exercise 3 Comparative Analysis of Hardware and Emulation Forms of Signed 32-Bit Multiplication

Laboratory Exercise 3 Comparative Analysis of Hardware and Emulation Forms of Signed 32-Bit Multiplication Laboratory Exercise 3 Comparative Analysis of Hardware and Emulation Forms of Signed 32-Bit Multiplication Introduction All processors offer some form of instructions to add, subtract, and manipulate data.

More information

Computer Systems. Binary Representation. Binary Representation. Logical Computation: Boolean Algebra

Computer Systems. Binary Representation. Binary Representation. Logical Computation: Boolean Algebra Binary Representation Computer Systems Information is represented as a sequence of binary digits: Bits What the actual bits represent depends on the context: Seminar 3 Numerical value (integer, floating

More information

Computer Organization and Assembly Language (CS-506)

Computer Organization and Assembly Language (CS-506) Computer Organization and Assembly Language (CS-506) Muhammad Zeeshan Haider Ali Lecturer ISP. Multan ali.zeeshan04@gmail.com https://zeeshanaliatisp.wordpress.com/ Lecture 2 Memory Organization and Structure

More information

Part 1 of 3 -Understand the hardware components of computer systems

Part 1 of 3 -Understand the hardware components of computer systems Part 1 of 3 -Understand the hardware components of computer systems The main circuit board, the motherboard provides the base to which a number of other hardware devices are connected. Devices that connect

More information

CITS 4402 Computer Vision

CITS 4402 Computer Vision CITS 4402 Computer Vision A/Prof Ajmal Mian Adj/A/Prof Mehdi Ravanbakhsh, CEO at Mapizy (www.mapizy.com) and InFarm (www.infarm.io) Lecture 02 Binary Image Analysis Objectives Revision of image formation

More information

Morphological Image Processing

Morphological Image Processing Morphological Image Processing Binary dilation and erosion" Set-theoretic interpretation" Opening, closing, morphological edge detectors" Hit-miss filter" Morphological filters for gray-level images" Cascading

More information

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY

CHAPTER 5 : Introduction to Intel 8085 Microprocessor Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY CHAPTER 5 : Introduction to Intel 8085 Hardware BENG 2223 MICROPROCESSOR TECHNOLOGY The 8085A(commonly known as the 8085) : Was first introduced in March 1976 is an 8-bit microprocessor with 16-bit address

More information

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved.

Internal Memory. Computer Architecture. Outline. Memory Hierarchy. Semiconductor Memory Types. Copyright 2000 N. AYDIN. All rights reserved. Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Internal Memory http://www.yildiz.edu.tr/~naydin 1 2 Outline Semiconductor main memory Random Access Memory

More information

Microcomputer Architecture and Programming

Microcomputer Architecture and Programming IUST-EE (Chapter 1) Microcomputer Architecture and Programming 1 Outline Basic Blocks of Microcomputer Typical Microcomputer Architecture The Single-Chip Microprocessor Microprocessor vs. Microcontroller

More information

Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers

Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers Lecture (4) Computer Hardware Requirements for ERTSs: Microprocessors & Microcontrollers Prof. Kasim M. Al-Aubidy Philadelphia University-Jordan DERTS-MSc, 2015 Prof. Kasim Al-Aubidy 1 Lecture Outline:

More information

Detection of objects in moving images and implementation of the purification algorithm on Analog CNN and DSP processors

Detection of objects in moving images and implementation of the purification algorithm on Analog CNN and DSP processors Detection of objects in moving images and implementation of the purification algorithm on Analog CNN and DSP processors Emel Arslan 1, Zeynep Orman 2, Sabri Arik 2 1 Research and Application Center for

More information

Outline Marquette University

Outline Marquette University COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations

More information

VLSI Design Automation

VLSI Design Automation VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,

More information

ECE 172A: Introduction to Intelligent Systems: Machine Vision, Fall Midterm Examination

ECE 172A: Introduction to Intelligent Systems: Machine Vision, Fall Midterm Examination ECE 172A: Introduction to Intelligent Systems: Machine Vision, Fall 2008 October 29, 2008 Notes: Midterm Examination This is a closed book and closed notes examination. Please be precise and to the point.

More information

Digital Image Processing COSC 6380/4393

Digital Image Processing COSC 6380/4393 Digital Image Processing COSC 6380/4393 Lecture 21 Nov 16 th, 2017 Pranav Mantini Ack: Shah. M Image Processing Geometric Transformation Point Operations Filtering (spatial, Frequency) Input Restoration/

More information

More Course Information

More Course Information More Course Information Labs and lectures are both important Labs: cover more on hands-on design/tool/flow issues Lectures: important in terms of basic concepts and fundamentals Do well in labs Do well

More information

3.1 Description of Microprocessor. 3.2 History of Microprocessor

3.1 Description of Microprocessor. 3.2 History of Microprocessor 3.0 MAIN CONTENT 3.1 Description of Microprocessor The brain or engine of the PC is the processor (sometimes called microprocessor), or central processing unit (CPU). The CPU performs the system s calculating

More information

Vertex Detector Electronics: ODE to ECS Interface

Vertex Detector Electronics: ODE to ECS Interface Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline

More information

Digital Image Processing COSC 6380/4393

Digital Image Processing COSC 6380/4393 Digital Image Processing COSC 6380/4393 Lecture 6 Sept 6 th, 2017 Pranav Mantini Slides from Dr. Shishir K Shah and Frank (Qingzhong) Liu Today Review Logical Operations on Binary Images Blob Coloring

More information

Application Note: APP0002 Rev D. DLIS 2K/4K- Mode Programming Guide

Application Note: APP0002 Rev D. DLIS 2K/4K- Mode Programming Guide Application Note: APP0002 Rev D DLIS 2K/4K- Mode Programming Guide The DLIS 2K/4K is a multi-mode sensor featuring a user programmable timing engine. The sensor contains 4 rows of pixels. Each row contains

More information

ETGG1801 Game Programming Foundations I Andrew Holbrook Fall Lecture 0 - Introduction to Computers 1

ETGG1801 Game Programming Foundations I Andrew Holbrook Fall Lecture 0 - Introduction to Computers 1 ETGG1801 Game Programming Foundations I Andrew Holbrook Fall 2013 Lecture 0 - Introduction to Computers 1 Introduction to Computers Vacuum Tubes and Transistors Electrically-controlled switches Logic Gates

More information

Digital Image Fundamentals. Prof. George Wolberg Dept. of Computer Science City College of New York

Digital Image Fundamentals. Prof. George Wolberg Dept. of Computer Science City College of New York Digital Image Fundamentals Prof. George Wolberg Dept. of Computer Science City College of New York Objectives In this lecture we discuss: - Image acquisition - Sampling and quantization - Spatial and graylevel

More information

Agenda EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 1: Introduction. Go over the syllabus 3/31/2010

Agenda EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 1: Introduction. Go over the syllabus 3/31/2010 // EE : INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN Lecture : Introduction /9/ Avinash Kodi, kodi@ohio.edu Agenda Go over the syllabus Introduction ti to Digital it Systems // Why Digital Systems?

More information

UNIT-2 IMAGE REPRESENTATION IMAGE REPRESENTATION IMAGE SENSORS IMAGE SENSORS- FLEX CIRCUIT ASSEMBLY

UNIT-2 IMAGE REPRESENTATION IMAGE REPRESENTATION IMAGE SENSORS IMAGE SENSORS- FLEX CIRCUIT ASSEMBLY 18-08-2016 UNIT-2 In the following slides we will consider what is involved in capturing a digital image of a real-world scene Image sensing and representation Image Acquisition Sampling and quantisation

More information

EE5780 Advanced VLSI CAD

EE5780 Advanced VLSI CAD EE5780 Advanced VLSI CAD Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5780fall2013.html

More information

Explanation of PIC 16F84A processor data sheet Part 1: overview of the basics

Explanation of PIC 16F84A processor data sheet Part 1: overview of the basics Explanation of PIC 16F84A processor data sheet Part 1: overview of the basics This report is the first of a three part series that discusses the features of the PIC 16F94A processor. The reports will refer

More information

Computer Vision 2. SS 18 Dr. Benjamin Guthier Professur für Bildverarbeitung. Computer Vision 2 Dr. Benjamin Guthier

Computer Vision 2. SS 18 Dr. Benjamin Guthier Professur für Bildverarbeitung. Computer Vision 2 Dr. Benjamin Guthier Computer Vision 2 SS 18 Dr. Benjamin Guthier Professur für Bildverarbeitung Computer Vision 2 Dr. Benjamin Guthier 1. IMAGE PROCESSING Computer Vision 2 Dr. Benjamin Guthier Content of this Chapter Non-linear

More information

HPC Technology Trends

HPC Technology Trends HPC Technology Trends High Performance Embedded Computing Conference September 18, 2007 David S Scott, Ph.D. Petascale Product Line Architect Digital Enterprise Group Risk Factors Today s s presentations

More information

Ulrik Söderström 17 Jan Image Processing. Introduction

Ulrik Söderström 17 Jan Image Processing. Introduction Ulrik Söderström ulrik.soderstrom@tfe.umu.se 17 Jan 2017 Image Processing Introduction Image Processsing Typical goals: Improve images for human interpretation Image processing Processing of images for

More information

EE795: Computer Vision and Intelligent Systems

EE795: Computer Vision and Intelligent Systems EE795: Computer Vision and Intelligent Systems Spring 2012 TTh 17:30-18:45 WRI C225 Lecture 04 130131 http://www.ee.unlv.edu/~b1morris/ecg795/ 2 Outline Review Histogram Equalization Image Filtering Linear

More information

Chapter 5 Internal Memory

Chapter 5 Internal Memory Chapter 5 Internal Memory Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM) Read-write memory Electrically, byte-level Electrically Volatile Read-only memory (ROM) Read-only

More information

VLSI Design Automation

VLSI Design Automation VLSI Design Automation IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing Programmable PLA, FPGA Embedded systems Used in cars,

More information

RAČUNALNIŠKEA COMPUTER ARCHITECTURE

RAČUNALNIŠKEA COMPUTER ARCHITECTURE RAČUNALNIŠKEA COMPUTER ARCHITECTURE 6 Central Processing Unit - CPU RA - 6 2018, Škraba, Rozman, FRI 6 Central Processing Unit - objectives 6 Central Processing Unit objectives and outcomes: A basic understanding

More information

Motion Detection Algorithm

Motion Detection Algorithm Volume 1, No. 12, February 2013 ISSN 2278-1080 The International Journal of Computer Science & Applications (TIJCSA) RESEARCH PAPER Available Online at http://www.journalofcomputerscience.com/ Motion Detection

More information

3DPIXA: options and challenges with wirebond inspection. Whitepaper

3DPIXA: options and challenges with wirebond inspection. Whitepaper 3DPIXA: options and challenges with wirebond inspection Whitepaper Version Author(s) Date R01 Timo Eckhard, Maximilian Klammer 06.09.2017 R02 Timo Eckhard 18.10.2017 Executive Summary: Wirebond inspection

More information

Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics

Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics The SIDECAR ASIC is designed to manage all aspects of imaging array operation and output digitization. SIDECAR ASIC Hardware:

More information

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 20: Automated RE / Machine Vision

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 20: Automated RE / Machine Vision CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 20: Automated RE / Machine Vision Today's lecture Last lecture of the semester! Existing tools for reverse engineering of ICs Sadly, not too many of

More information

Instruction Set Architecture

Instruction Set Architecture C Fortran Ada etc. Basic Java Instruction Set Architecture Compiler Assembly Language Compiler Byte Code Nizamettin AYDIN naydin@yildiz.edu.tr http://www.yildiz.edu.tr/~naydin http://akademik.bahcesehir.edu.tr/~naydin

More information

A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications

A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications A 50Mvertices/s Graphics Processor with Fixed-Point Programmable Vertex Shader for Mobile Applications Ju-Ho Sohn, Jeong-Ho Woo, Min-Wuk Lee, Hye-Jung Kim, Ramchan Woo, Hoi-Jun Yoo Semiconductor System

More information

ALMEMO 202 ALMEMO professional measuring instrument, latest V7 generation with data logger function. ALMEMO V7 Measuring Instrument

ALMEMO 202 ALMEMO professional measuring instrument, latest V7 generation with data logger function. ALMEMO V7 Measuring Instrument ALMEMO V7 Measuring Instrument ALMEMO 202 ALMEMO professional measuring instrument, latest V7 generation with data logger function. Two measuring inputs for all digital ALMEMO D7 sensors. Special functions

More information

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS

MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS MICROPROCESSOR AND MICROCONTROLLER BASED SYSTEMS UNIT I INTRODUCTION TO 8085 8085 Microprocessor - Architecture and its operation, Concept of instruction execution and timing diagrams, fundamentals of

More information

PAJ7025R2: Multiple Objects Tracking Sensor Module

PAJ7025R2: Multiple Objects Tracking Sensor Module PAJ7025R2: Ordering Information Part Number PAJ7025R2 Package Type Module-20pins For any additional inquiries, please contact us at http://www.pixart.com/contact.asp Table of Contents PAJ7025R2:... 1 Ordering

More information

ECE 2036 Lab 4 Setup and Test mbed I/O Hardware Check-Off Deadline: Thursday, March 17, Name:

ECE 2036 Lab 4 Setup and Test mbed I/O Hardware Check-Off Deadline: Thursday, March 17, Name: ECE 2036 Lab 4 Setup and Test mbed I/O Hardware Check-Off Deadline: Thursday, March 17, 2016 Name: Item Part 1. (40%) Color LCD Hello World Part 2. (10%) Timer display on Color LCD Part 3. (25%) Temperature

More information

CNAPS. +Adaptive Solutions. The CNAPS Architecture is. (Connected Network of Adaptive ProcessorS) Engine for. Dan Hammerstrom.

CNAPS. +Adaptive Solutions. The CNAPS Architecture is. (Connected Network of Adaptive ProcessorS) Engine for. Dan Hammerstrom. :--' 0/ CNAPS (Connected Network of Adaptive ProcessorS) Dan Hammerstrom Gary Tahara, Inc. + The CNAPS Architecture is highly parallel, highly integrated, relatively low cost, Engine for the emulation

More information

VLSI Design Automation. Calcolatori Elettronici Ing. Informatica

VLSI Design Automation. Calcolatori Elettronici Ing. Informatica VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 IC Products Processors CPU, DSP, Controllers Memory chips RAM, ROM, EEPROM Analog Mobile communication, audio/video processing

More information

SECTION 5 IMAGE PROCESSING 2

SECTION 5 IMAGE PROCESSING 2 SECTION 5 IMAGE PROCESSING 2 5.1 Resampling 3 5.1.1 Image Interpolation Comparison 3 5.2 Convolution 3 5.3 Smoothing Filters 3 5.3.1 Mean Filter 3 5.3.2 Median Filter 4 5.3.3 Pseudomedian Filter 6 5.3.4

More information

8051 Microcontrollers

8051 Microcontrollers 8051 Microcontrollers Richa Upadhyay Prabhu NMIMS s MPSTME richa.upadhyay@nmims.edu March 8, 2016 Controller vs Processor Controller vs Processor Introduction to 8051 Micro-controller In 1981,Intel corporation

More information

Homeschool Enrichment. The System Unit: Processing & Memory

Homeschool Enrichment. The System Unit: Processing & Memory Homeschool Enrichment The System Unit: Processing & Memory Overview This chapter covers: How computers represent data and programs How the CPU, memory, and other components are arranged inside the system

More information

Computer Architecture Dr. Charles Kim Howard University

Computer Architecture Dr. Charles Kim Howard University EECE416 Microcomputer Fundamentals Computer Architecture Dr. Charles Kim Howard University 1 Computer Architecture Computer Architecture Art of selecting and interconnecting hardware components to create

More information

An Introduction to Programmable Logic

An Introduction to Programmable Logic Outline An Introduction to Programmable Logic 3 November 24 Transistors Logic Gates CPLD Architectures FPGA Architectures Device Considerations Soft Core Processors Design Example Quiz Semiconductors Semiconductor

More information

VLSI Design Automation. Maurizio Palesi

VLSI Design Automation. Maurizio Palesi VLSI Design Automation 1 Outline Technology trends VLSI Design flow (an overview) 2 Outline Technology trends VLSI Design flow (an overview) 3 IC Products Processors CPU, DSP, Controllers Memory chips

More information

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors

COMP2121: Microprocessors and Interfacing. Introduction to Microprocessors COMP2121: Microprocessors and Interfacing Introduction to Microprocessors http://www.cse.unsw.edu.au/~cs2121 Lecturer: Hui Wu Session 2, 2017 1 1 Contents Processor architectures Bus Memory hierarchy 2

More information

Introduction to Microprocessor

Introduction to Microprocessor Introduction to Microprocessor Slide 1 Microprocessor A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device That reads binary instructions from a storage device

More information

Storage I/O Summary. Lecture 16: Multimedia and DSP Architectures

Storage I/O Summary. Lecture 16: Multimedia and DSP Architectures Storage I/O Summary Storage devices Storage I/O Performance Measures» Throughput» Response time I/O Benchmarks» Scaling to track technological change» Throughput with restricted response time is normal

More information

1 Introduction to Computers and Computer Terminology Programs Memory Processor Data Sheet Example Application...

1 Introduction to Computers and Computer Terminology Programs Memory Processor Data Sheet Example Application... Overview of the PIC 16F648A Processor: Part 1 EE 361L Lab 2.1 Last update: August 19, 2011 Abstract: This report is the first of a three part series that discusses the features of the PIC 16F684A processor,

More information

Extension and VLSI Implementation of the Majority-Gate Algorithm for Gray-Scale Morphological Operations

Extension and VLSI Implementation of the Majority-Gate Algorithm for Gray-Scale Morphological Operations Extension and VLSI Implementation of the Majority-Gate Algorithm for Gray-Scale Morphological Operations A Gasteratos, I Andreadis and Ph Tsalides Laboratory of Electronics Section of Electronics and Information

More information

Computer Hardware Requirements for Real-Time Applications

Computer Hardware Requirements for Real-Time Applications Lecture (4) Computer Hardware Requirements for Real-Time Applications Prof. Kasim M. Al-Aubidy Computer Engineering Department Philadelphia University Real-Time Systems, Prof. Kasim Al-Aubidy 1 Lecture

More information

Computer Architecture Dr. Charles Kim Howard University

Computer Architecture Dr. Charles Kim Howard University EECE416 Microcomputer Fundamentals & Design Computer Architecture Dr. Charles Kim Howard University 1 Computer Architecture Computer Architecture Art of selecting and interconnecting hardware components

More information

An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection

An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection An Evaluation of an Energy Efficient Many-Core SoC with Parallelized Face Detection Hiroyuki Usui, Jun Tanabe, Toru Sano, Hui Xu, and Takashi Miyamori Toshiba Corporation, Kawasaki, Japan Copyright 2013,

More information

3D graphics, raster and colors CS312 Fall 2010

3D graphics, raster and colors CS312 Fall 2010 Computer Graphics 3D graphics, raster and colors CS312 Fall 2010 Shift in CG Application Markets 1989-2000 2000 1989 3D Graphics Object description 3D graphics model Visualization 2D projection that simulates

More information

EECS490: Digital Image Processing. Lecture #19

EECS490: Digital Image Processing. Lecture #19 Lecture #19 Shading and texture analysis using morphology Gray scale reconstruction Basic image segmentation: edges v. regions Point and line locators, edge types and noise Edge operators: LoG, DoG, Canny

More information

Object Shape Recognition in Image for Machine Vision Application

Object Shape Recognition in Image for Machine Vision Application Object Shape Recognition in Image for Machine Vision Application Mohd Firdaus Zakaria, Hoo Seng Choon, and Shahrel Azmin Suandi Abstract Vision is the most advanced of our senses, so it is not surprising

More information

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp

Interconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary

More information

CS101 Lecture 25: The Machinery of Computation: Computer Architecture. John Magee 29 July 2013 Some material copyright Jones and Bartlett

CS101 Lecture 25: The Machinery of Computation: Computer Architecture. John Magee 29 July 2013 Some material copyright Jones and Bartlett CS101 Lecture 25: The Machinery of Computation: Computer Architecture John Magee 29 July 2013 Some material copyright Jones and Bartlett 1 Overview/Questions What did we do last time? Can we relate this

More information

UNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller.

UNIT V MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS. 3.Give any two differences between microprocessor and micro controller. UNIT V -8051 MICRO CONTROLLER PROGRAMMING & APPLICATIONS TWO MARKS 1. What is micro controller? Micro controller is a microprocessor with limited number of RAM, ROM, I/O ports and timer on a single chip

More information

Segment 1A. Introduction to Microcomputer and Microprocessor

Segment 1A. Introduction to Microcomputer and Microprocessor Segment 1A Introduction to Microcomputer and Microprocessor 1.1 General Architecture of a Microcomputer System: The term microcomputer is generally synonymous with personal computer, or a computer that

More information

Babu Madhav Institute of Information Technology Years Integrated M.Sc.(IT)(Semester - 7)

Babu Madhav Institute of Information Technology Years Integrated M.Sc.(IT)(Semester - 7) 5 Years Integrated M.Sc.(IT)(Semester - 7) 060010707 Digital Image Processing UNIT 1 Introduction to Image Processing Q: 1 Answer in short. 1. What is digital image? 1. Define pixel or picture element?

More information

Computer Organization. 8th Edition. Chapter 5 Internal Memory

Computer Organization. 8th Edition. Chapter 5 Internal Memory William Stallings Computer Organization and Architecture 8th Edition Chapter 5 Internal Memory Semiconductor Memory Types Memory Type Category Erasure Write Mechanism Volatility Random-access memory (RAM)

More information

Before Class Install SDCC Instructions in Installing_SiLabs-SDCC- Drivers document. Solutions to Number Systems Worksheet. Announcements.

Before Class Install SDCC Instructions in Installing_SiLabs-SDCC- Drivers document. Solutions to Number Systems Worksheet. Announcements. August 15, 2016 Before Class Install SDCC Instructions in Installing_SiLabs-SDCC- Drivers document Install SiLabs Instructions in Installing_SiLabs-SDCC- Drivers document Install SecureCRT On LMS, also

More information

How to build a Megacore microprocessor. by Andreas Olofsson (MULTIPROG WORKSHOP 2017)

How to build a Megacore microprocessor. by Andreas Olofsson (MULTIPROG WORKSHOP 2017) How to build a Megacore microprocessor by Andreas Olofsson (MULTIPROG WORKSHOP 2017) 1 Disclaimers 2 This presentation summarizes work done by Adapteva from 2008-2016. Statements and opinions are my own

More information

Motivation. Intensity Levels

Motivation. Intensity Levels Motivation Image Intensity and Point Operations Dr. Edmund Lam Department of Electrical and Electronic Engineering The University of Hong ong A digital image is a matrix of numbers, each corresponding

More information

History of the Microprocessor. ECE/CS 5780/6780: Embedded System Design. Microcontrollers. First Microprocessors. MC9S12C32 Block Diagram

History of the Microprocessor. ECE/CS 5780/6780: Embedded System Design. Microcontrollers. First Microprocessors. MC9S12C32 Block Diagram History of the Microprocessor ECE/CS 5780/6780: Embedded System Design Chris J. Myers Lecture 1: 68HC12 In 1968, Bob Noyce and Gordon Moore left Fairchild Semiconductor and formed Integrated Electronics

More information

Intentionally Blank 0

Intentionally Blank 0 Intentionally Blank 0 Technology in Action Chapter 2 Looking at Computers: Understanding the Parts 1 Understanding Your Computer: Computers are Data Processing Devices Perform four major functions Input:

More information

Edge Detection. CS664 Computer Vision. 3. Edges. Several Causes of Edges. Detecting Edges. Finite Differences. The Gradient

Edge Detection. CS664 Computer Vision. 3. Edges. Several Causes of Edges. Detecting Edges. Finite Differences. The Gradient Edge Detection CS664 Computer Vision. Edges Convert a gray or color image into set of curves Represented as binary image Capture properties of shapes Dan Huttenlocher Several Causes of Edges Sudden changes

More information

Course overview Computer system structure and operation

Course overview Computer system structure and operation Computer Architecture Week 01 Course overview Computer system structure and operation College of Information Science and Engineering Ritsumeikan University reference information course web site: http://www.ritsumei.ac.jp/~piumarta/ca/

More information

5. Feature Extraction from Images

5. Feature Extraction from Images 5. Feature Extraction from Images Aim of this Chapter: Learn the Basic Feature Extraction Methods for Images Main features: Color Texture Edges Wie funktioniert ein Mustererkennungssystem Test Data x i

More information

Introduction read-only memory random access memory

Introduction read-only memory random access memory Memory Interface Introduction Simple or complex, every microprocessorbased system has a memory system. Almost all systems contain two main types of memory: read-only memory (ROM) and random access memory

More information

COPROCESSOR APPROACH TO ACCELERATING MULTIMEDIA APPLICATION [CLAUDIO BRUNELLI, JARI NURMI ] Processor Design

COPROCESSOR APPROACH TO ACCELERATING MULTIMEDIA APPLICATION [CLAUDIO BRUNELLI, JARI NURMI ] Processor Design COPROCESSOR APPROACH TO ACCELERATING MULTIMEDIA APPLICATION [CLAUDIO BRUNELLI, JARI NURMI ] Processor Design Lecture Objectives Background Need for Accelerator Accelerators and different type of parallelizm

More information

Introduction to Computer Science. William Hsu Department of Computer Science and Engineering National Taiwan Ocean University

Introduction to Computer Science. William Hsu Department of Computer Science and Engineering National Taiwan Ocean University Introduction to Computer Science William Hsu Department of Computer Science and Engineering National Taiwan Ocean University Chapter 2: Data Manipulation The successor to Intel's Haswell CPU technology,

More information

SR4000 Data Sheet.

SR4000 Data Sheet. 1 Product Specifications Standard Field of View Cameras (43 (h) x 34 (v)) and Wide Field of View Cameras (69 (h) x 56 (v)) Product Number Communication interface Modulation Frequency Non Ambiguity Range

More information

An Object Tracking Computational Sensor

An Object Tracking Computational Sensor An Object Tracking Computational Sensor Vladimir Brajovic CMU-RI-TR-01-40 Robotics Institute, Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh PA 15213 ph: (412)268-5622, fax: (412)268-5571 brajovic@ri.cmu.edu

More information

Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad

Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad Embedded Systems Lab Lab 1 Introduction to Microcontrollers Eng. Dalia A. Awad Objectives To be familiar with microcontrollers, PIC18F4550 microcontroller. Tools PIC18F4550 Microcontroller, MPLAB software,

More information

Introduction. Computer Vision & Digital Image Processing. Preview. Basic Concepts from Set Theory

Introduction. Computer Vision & Digital Image Processing. Preview. Basic Concepts from Set Theory Introduction Computer Vision & Digital Image Processing Morphological Image Processing I Morphology a branch of biology concerned with the form and structure of plants and animals Mathematical morphology

More information

INTERFACING HARDWARE WITH MICROCONTROLLER

INTERFACING HARDWARE WITH MICROCONTROLLER INTERFACING HARDWARE WITH MICROCONTROLLER P.Raghavendra Prasad Final Yr EEE What is a Microcontroller? A microcontroller (or MCU) is acomputer-on-a-chip. It is a type of microprocessor emphasizing self-

More information

Ali Karimpour Associate Professor Ferdowsi University of Mashhad

Ali Karimpour Associate Professor Ferdowsi University of Mashhad AUTOMATIC CONTROL SYSTEMS Ali Karimpour Associate Professor Ferdowsi University of Mashhad Main reference: Christopher T. Kilian, (2001), Modern Control Technology: Components and Systems Publisher: Delmar

More information

Unit 2: Technology Systems. Computer and technology systems

Unit 2: Technology Systems. Computer and technology systems Unit 2: Technology Systems Computer and technology systems So far Introduction Applications in different industries Issues Sustainability Privacy and copyright Networking Today Learning aim B: Understand

More information

ECE 4514 Digital Design II. Spring Lecture 22: Design Economics: FPGAs, ASICs, Full Custom

ECE 4514 Digital Design II. Spring Lecture 22: Design Economics: FPGAs, ASICs, Full Custom ECE 4514 Digital Design II Lecture 22: Design Economics: FPGAs, ASICs, Full Custom A Tools/Methods Lecture Overview Wows and Woes of scaling The case of the Microprocessor How efficiently does a microprocessor

More information

ECE232: Hardware Organization and Design

ECE232: Hardware Organization and Design ECE232: Hardware Organization and Design Lecture 4: MIPS Instructions Adapted from Computer Organization and Design, Patterson & Hennessy, UCB From Last Time Two values enter from the left (A and B) Need

More information

High performance, power-efficient DSPs based on the TI C64x

High performance, power-efficient DSPs based on the TI C64x High performance, power-efficient DSPs based on the TI C64x Sridhar Rajagopal, Joseph R. Cavallaro, Scott Rixner Rice University {sridhar,cavallar,rixner}@rice.edu RICE UNIVERSITY Recent (2003) Research

More information

DSP BASED MEASURING LINE-SCAN CCD CAMERA

DSP BASED MEASURING LINE-SCAN CCD CAMERA computing@tanet.edu.te.ua www.tanet.edu.te.ua/computing ISSN 1727-629 International Scientific Journal of Computing BASED MEASURING LINE-SCAN CAMERA Jan Fischer 1), Tomas Radil 2) Czech Technical University

More information

EE 354 Fall 2015 Lecture 1 Architecture and Introduction

EE 354 Fall 2015 Lecture 1 Architecture and Introduction EE 354 Fall 2015 Lecture 1 Architecture and Introduction Note: Much of these notes are taken from the book: The definitive Guide to ARM Cortex M3 and Cortex M4 Processors by Joseph Yiu, third edition,

More information

TCM Hardware User s Manual. H.264 Megapixel IP IR D/N PoE Fixed Dome with Vari-focal Lens. (DC 12V / PoE) Ver. 2012/9/13

TCM Hardware User s Manual. H.264 Megapixel IP IR D/N PoE Fixed Dome with Vari-focal Lens. (DC 12V / PoE) Ver. 2012/9/13 TCM-3511 H.264 Megapixel IP IR D/N PoE Fixed Dome with Vari-focal Lens Hardware User s Manual (DC 12V / PoE) Ver. 2012/9/13 Table of Contents 0. Precautions 3 1. Introduction 4 Package Contents... 4 Features

More information