ARTIST-Relevant Research from Linköping
|
|
- Alexander Lane
- 5 years ago
- Views:
Transcription
1 ARTIST-Relevant Research from Linköping Department of Computer and Information Science (IDA) Linköping University 1
2 Outline Communication-Intensive Real-Time Systems Timing Analysis and Optimisation with FlexRay Time -and Buffer Space Analysis for NoCs A Simulator for Distributed Embedded Applications Predictability (even in the presence of faults) Timing Predictability for Multiprocessors Predictability in the Presence of Faults 2
3 Heterogeneous Distributed Embedded Systems Time triggered cluster: TT tasks Static communication Event triggered cluster: ET tasks Dynamic communication 3
4 Heterogeneous Distributed Embedded Systems N 0 N 1 N n TT TT TT ET f.p. ET f.p. ET f.p. edf edf edf Hierarchical Scheduler 4
5 Heterogeneous Distributed Embedded Systems N 0 N 1 N n TT TT TT ET f.p. ET f.p. ET f.p. edf edf edf Hierarchical Scheduler Bus cycle - UCM (TTP&CAN) - FlexRay static phase dynamic phase static phase dynamic phase static phase 5
6 FlexRey-Based System N 0 N 1 N n TT TT TT ET f.p. ET f.p. ET f.p. edf edf edf Hierarchical Scheduler Bus cycle FlexRay Static phase: TDMA Dynamic phase: Flexible TDMA static phase dynamic phase static phase dynamic phase static phase 6
7 FlexRey-Based System N 1 N 2 N 3 Host (CPU) Controller-Host Interface (CHI) m b 2/2 Schedule table Communication controller m a 1/1 m c 1/3 m e m g m f low high Priority queues m d m h T bus T bus Static segment Dynamic segment Static segment Dynamic segment m a m c m d m e m f m b m g m h MS MS MS MS MS MS Static slot counter Dynamic slot counter Minislot counter
8 Strange Priority Inversions! m 3 FlexRey-Based System m 2 m 1 N 1 N ST = 8 m 1 m 3 ST m 2 MS MS 0 DYN slot counter: minislot counter:
9 FlexRey-Based System Response-time analysis cannot be solved by just extending response time analysis for priority-based scheduling, like for CAN. Determining the number of bus cycles a message has to wait, is - in a simplified formulation - a bin covering problem. 9
10 FlexRey-Based System Response-time analysis cannot be solved by just extending response time analysis for priority-based scheduling, like for CAN. Determining the number of bus cycles a message has to wait, is - in a simplified formulation - a bin covering problem. Bus access optimisation assign FrameID to nodes and messages determine size of dynamic/static segment ECRTS 06 determine number of static slots 10
11 Outline Communication-Intensive Real-Time Systems Timing Analysis and Optimisation with FlexRay Time -and Buffer Space Analysis for NoCs A Simulator for Distributed Embedded Applications Predictability (even in the presence of faults) Timing Predictability for Multiprocessors Predictability in the Presence of Faults 11
12 Time -and Buffer Space Analysis for NoCs S 0,1 S 1,1 S 2,1 S 3,1 P 0,1 P 1,1 P 2,1 P 3,1 τ 1 τ 2 τ 7 S 0,0 S 1,0 S 2,0 S 3,0 P 0,0 P 1,0 τ 9 τ 10 τ 11 P 2,0 τ 8 P 3,0 τ 5 τ 6 τ 3 τ 4 12
13 Time -and Buffer Space Analysis for NoCs S 0,1 S 1,1 S 2,1 S 3,1 P 0,1 P 1,1 P 2,1 P 3,1 τ 1 τ 2 τ 7 S 0,0 S 1,0 S 2,0 S 3,0 P 0,0 P 1,0 τ 9 τ 10 τ 11 P 2,0 τ 8 P 3,0 τ 5 τ 6 τ 3 τ 4 13
14 Time -and Buffer Space Analysis for NoCs Scenario in which an application-specific NoC is built Find a communication mapping and the packet release times of all packets and determine the amount of buffer memory at each switch such that No deadline is missed and no buffer overflow occurs The total amount of buffer memory is minimised Message arrival probability is above a specified threshold given a link failure model. 14
15 Time -and Buffer Space Analysis for NoCs Scenario in which the application is implemented on an existing NoC with given buffer memory at each switch Find a communication mapping and the packet release times of all packets such that No deadline is missed and no buffer overflow occurs Message arrival probability is above a specified threshold given a link failure model. DATE 06 15
16 Outline Communication-Intensive Real-Time Systems Timing Analysis and Optimisation with FlexRay Time -and Buffer Space Analysis for NoCs A Simulator for Distributed Embedded Applications Predictability (even in the presence of faults) Timing Predictability for Multiprocessors Predictability in the Presence of Faults 16
17 A Simulator for Distributed Embedded Applications N 1 N 2 τ 1 τ 2 τ 3 τ 4 τ 1 τ 2 τ 3 τ 4 Synchronizer Scheduler1 Scheduler3 Scheduler2 N 1 bus N 2 17
18 A Simulator for Distributed Embedded Applications N 1 N 2 τ 1 τ 2 τ 3 τ 4 τ 1 τ 2 τ 3 τ 4 Synchronizer TT ET Static Dynamic TT ET N 1 bus N 2 18
19 A Simulator for Distributed Embedded Applications CAN, TTP, UCM, FlexRay τ 1 τ 2 τ 3 τ 4 Synchronizer TT ET Static Dynamic TT ET N 1 bus N 2 Scheduler specification Protocol specification Scheduler specification 19
20 A Simulator for Distributed Embedded Applications Compare Scheduling approaches Communication protocols 20
21 A Simulator for Distributed Embedded Applications Compare Scheduling approaches Communication protocols Interesting issues to look at: Pessimism of analysis Jitter, delay Quality of Control Syntetic applications and actual code 21
22 Outline Communication-Intensive Real-Time Systems Timing Analysis and Optimisation with FlexRay Time -and Buffer Space Analysis for NoCs A Simulator for Distributed Embedded Applications Predictability (even in the presence of faults) Timing Predictability for Multiprocessors Predictability in the Presence of Faults 22
23 Predictability τ 1 τ 2 τ 3 WCET τ 1 WCET τ 2 WCET τ 3 τ 1 τ 2 τ 3 23
24 Predictability τ 1 τ 2 τ 3 τ 1 τ 2 τ 3 cache cache cache private memory private memory private memory shared memory 24
25 Predictability τ 1 τ 2 Explicit communication τ 3 τ 1 τ 2 τ 3 cache cache cache private memory private memory private memory shared memory 25
26 Predictability τ 1 τ 2 Implicit communication τ 3 τ 1 τ 2 τ 3 cache cache cache private memory private memory private memory shared memory 26
27 Predictability τ 1 τ 2 WCET τ? 1 WCET τ 2? WCET τ? 3 τ 3 τ 1 τ 2 τ 3 cache cache cache private memory private memory private memory shared memory 27
28 Predictability WCET cannot be determined by taking tasks in isolation. WCET analysis has to be brought into the context of system analysis and optimisation. 28
29 Predictability WCET cannot be determined by taking tasks in isolation. WCET analysis has to be brought into the context of system analysis and optimisation. Trade-offs: Local WCET vs. global schedulability What is the cost of predictability? 29
30 Another Issue: Faults Transient faults Their number can be much larger than that of permanent faults. Find cost-effective implementations that are fault tolerant and satisfy time constraints. Some Interesting trade-offs! 30
31 Fault Tolerance Decide which fault tolerance technique to apply: re-execution re-exution&checkpointing replication different techniques can be applied to different tasks 31
32 Fault Tolerance Decide which fault tolerance technique to apply: re-execution re-exution&checkpointing replication Map the tasks (including eventual replicas) 32
33 Fault Tolerance Decide which fault tolerance technique to apply: re-execution re-exution&checkpointing replication Map the tasks (including eventual replicas) Decide on transparency Transparent: The schedule of outgoing messages does not depend on occurrence of faults (faults are not visible to the outside). 33
34 Fault Tolerance Decide which fault tolerance technique to apply: re-execution re-exution&checkpointing replication Map the tasks (including eventual replicas) Decide on transparency Do the analysis/scheduling, considering worst case number of faults (re-executions). Are time constraints satisfied? If not, go back! 34
35 Fault Tolerance Decide which fault tolerance technique to apply: re-execution re-exution&checkpointing replication Map the tasks (including eventual replicas) Decide on transparency Do the analysis/scheduling, considering worst case number of faults (re-executions). Are time constraints satisfied? If not, go back! Which is the optimal number of check-points? DATE 05 DATE 06 35
Memory Architectures for NoC-Based Real-Time Mixed Criticality Systems
Memory Architectures for NoC-Based Real-Time Mixed Criticality Systems Neil Audsley Real-Time Systems Group Computer Science Department University of York York United Kingdom 2011-12 1 Overview Motivation:
More informationFlexRay International Workshop. Protocol Overview
FlexRay International Workshop 4 th March 2003 Detroit Protocol Overview Dr. Christopher Temple - Motorola FlexRay principles Provide a communication infrastructure for future generation highspeed control
More informationSAFETY-CRITICAL applications have to function correctly
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 3, MARCH 2009 389 Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and
More informationTime Triggered and Event Triggered; Off-line Scheduling
Time Triggered and Event Triggered; Off-line Scheduling Real-Time Architectures -TUe Gerhard Fohler 2004 Mälardalen University, Sweden gerhard.fohler@mdh.se Real-time: TT and ET Gerhard Fohler 2004 1 Activation
More informationCommercial Real-time Operating Systems An Introduction. Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory
Commercial Real-time Operating Systems An Introduction Swaminathan Sivasubramanian Dependable Computing & Networking Laboratory swamis@iastate.edu Outline Introduction RTOS Issues and functionalities LynxOS
More informationGlobal Scheduling in Multiprocessor Real-Time Systems
Global Scheduling in Multiprocessor Real-Time Systems Alessandra Melani 1 Global vs Partitioned scheduling Single shared queue instead of multiple dedicated queues Global scheduling Partitioned scheduling
More informationChapter 39: Concepts of Time-Triggered Communication. Wenbo Qiao
Chapter 39: Concepts of Time-Triggered Communication Wenbo Qiao Outline Time and Event Triggered Communication Fundamental Services of a Time-Triggered Communication Protocol Clock Synchronization Periodic
More informationDesign Optimization of Multi-Cluster Embedded Systems for Real-Time Applications
Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications Paul Pop, Petru Eles and Zebo Peng Linköping University, Sweden Abstract An increasing number of real-time applications
More informationSchedule Integration for Time-Triggered Systems
Schedule Integration for Time-Triggered Systems Outline Motivation Automotive software Automotive architectures Integration Challenge Time-triggered automotive systems Sychronization Schedule Integration
More informationBasic vs. Reliable Multicast
Basic vs. Reliable Multicast Basic multicast does not consider process crashes. Reliable multicast does. So far, we considered the basic versions of ordered multicasts. What about the reliable versions?
More informationSystems. Roland Kammerer. 10. November Institute of Computer Engineering Vienna University of Technology. Communication Protocols for Embedded
Communication Roland Institute of Computer Engineering Vienna University of Technology 10. November 2010 Overview 1. Definition of a protocol 2. Protocol properties 3. Basic Principles 4. system communication
More informationTDDD07 Real-time Systems Lecture 10: Wrapping up & Real-time operating systems
TDDD07 Real-time Systems Lecture 10: Wrapping up & Real-time operating systems Simin Nadjm-Tehrani Real-time Systems Laboratory Department of Computer and Information Science Linköping Univerity 28 pages
More informationPROBABILISTIC SCHEDULING MICHAEL ROITZSCH
Faculty of Computer Science Institute of Systems Architecture, Operating Systems Group PROBABILISTIC SCHEDULING MICHAEL ROITZSCH DESKTOP REAL-TIME 2 PROBLEM worst case execution time (WCET) largely exceeds
More informationReal-Time Systems. Real-Time Communication. Hermann Härtig, Jork Löser (following Kopetz, Liu, Almeida, Jon Currey, Schönberg)
Real-Time Systems Real-Time Communication Hermann Härtig, Jork Löser (following Kopetz, Liu, Almeida, Jon Currey, Schönberg) Contents General Concepts IO Busses: PCI Networks as schedulable resources:
More informationAn Introduction to TTEthernet
An Introduction to thernet TU Vienna, Apr/26, 2013 Guest Lecture in Deterministic Networking (DetNet) Wilfried Steiner, Corporate Scientist wilfried.steiner@tttech.com Copyright TTTech Computertechnik
More informationDeveloping deterministic networking technology for railway applications using TTEthernet software-based end systems
Developing deterministic networking technology for railway applications using TTEthernet software-based end systems Project n 100021 Astrit Ademaj, TTTech Computertechnik AG Outline GENESYS requirements
More informationAn Introduction to FlexRay as an Industrial Network
An Introduction to FlexRay as an Industrial Network Robert Shaw, Brendan Jackman Automotive Control Group, Waterford Institute of Technology, Waterford, Ireland. E-mail: rshaw@wit.ie, bjackman@wit.ie Website:
More informationZHT: Const Eventual Consistency Support For ZHT. Group Member: Shukun Xie Ran Xin
ZHT: Const Eventual Consistency Support For ZHT Group Member: Shukun Xie Ran Xin Outline Problem Description Project Overview Solution Maintains Replica List for Each Server Operation without Primary Server
More informationReal-Time Component Software. slide credits: H. Kopetz, P. Puschner
Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software
More informationSchedulability Analysis of the Linux Push and Pull Scheduler with Arbitrary Processor Affinities
Schedulability Analysis of the Linux Push and Pull Scheduler with Arbitrary Processor Affinities Arpan Gujarati, Felipe Cerqueira, and Björn Brandenburg Multiprocessor real-time scheduling theory Global
More information4. Hardware Platform: Real-Time Requirements
4. Hardware Platform: Real-Time Requirements Contents: 4.1 Evolution of Microprocessor Architecture 4.2 Performance-Increasing Concepts 4.3 Influences on System Architecture 4.4 A Real-Time Hardware Architecture
More informationA Multi-Modal Composability Framework for Cyber-Physical Systems
S5 Symposium June 12, 2012 A Multi-Modal Composability Framework for Cyber-Physical Systems Linh Thi Xuan Phan Insup Lee PRECISE Center University of Pennsylvania Avionics, Automotive Medical Devices Cyber-physical
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing Department of Computer Science and Engineering (DEI) Instituto Superior Técnico February 29, 2016 CPD
More informationMATLAB Expo Simulation Based Automotive Communication Design using MATLAB- SimEvent. Sudhakaran M Anand H General Motors
MATLAB Expo 2013 Simulation Based Automotive Communication Design using MATLAB- SimEvent Sudhakaran M Anand H General Motors 1 Agenda Introduction Different Analysis Methods Analytical vs. Simulation Approach
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing Department of Computer Science and Engineering (DEI) Instituto Superior Técnico September 26, 2011 CPD
More informationReal-Time Cache Management for Multi-Core Virtualization
Real-Time Cache Management for Multi-Core Virtualization Hyoseung Kim 1,2 Raj Rajkumar 2 1 University of Riverside, California 2 Carnegie Mellon University Benefits of Multi-Core Processors Consolidation
More informationSchedulability-Driven Communication Synthesis for Time Triggered Embedded Systems
Schedulability-Driven Communication Synthesis for Time Triggered Embedded Systems Paul Pop, Petru Eles, and Zebo Peng Dept. of Computer and Information Science, Linköping University, Sweden {paupo, petel,
More informationScheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems
Scheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems Laurent George ESIEE Paris Journée du groupe de travail OVSTR - 23 mai 2016 Université Paris-Est, LRT Team at LIGM 1/53 CONTEXT: REAL-TIME
More informationReal Time Operating Systems and Middleware
Real Time Operating Systems and Middleware Introduction to Real-Time Systems Luca Abeni abeni@disi.unitn.it Credits: Luigi Palopoli, Giuseppe Lipari, Marco Di Natale, and Giorgio Buttazzo Scuola Superiore
More informationExam Review TexPoint fonts used in EMF.
Exam Review Generics Definitions: hard & soft real-time Task/message classification based on criticality and invocation behavior Why special performance measures for RTES? What s deadline and where is
More informationCONTENTION IN MULTICORE HARDWARE SHARED RESOURCES: UNDERSTANDING OF THE STATE OF THE ART
CONTENTION IN MULTICORE HARDWARE SHARED RESOURCES: UNDERSTANDING OF THE STATE OF THE ART Gabriel Fernandez 1, Jaume Abella 2, Eduardo Quiñones 2, Christine Rochange 3, Tullio Vardanega 4 and Francisco
More informationSynthesis of Fault-Tolerant Embedded Systems
Synthesis of Fault-Tolerant Embedded Systems etru Eles, Viacheslav Izosimov, aul op, Zebo eng {petel viaiz zebpe}@ida.liu.se Dept. of Computer and Information Science Linköping University SE 8 8 Linköping,
More informationOperating system Dr. Shroouq J.
2.2.2 DMA Structure In a simple terminal-input driver, when a line is to be read from the terminal, the first character typed is sent to the computer. When that character is received, the asynchronous-communication
More informationAmrita Vishwa Vidyapeetham. ES623 Networked Embedded Systems Answer Key
Time: Two Hours Amrita Vishwa Vidyapeetham M.Tech Second Assessment February 2013 Second Semester Embedded Systems Roll No: ES623 Networked Embedded Systems Answer Key Answer all Questions Maximum: 50
More informationNon-Uniform Memory Access (NUMA) Architecture and Multicomputers
Non-Uniform Memory Access (NUMA) Architecture and Multicomputers Parallel and Distributed Computing MSc in Information Systems and Computer Engineering DEA in Computational Engineering Department of Computer
More informationFault tolerant scheduling in real time systems
tolerant scheduling in real time systems Afrin Shafiuddin Department of Electrical and Computer Engineering University of Wisconsin-Madison shafiuddin@wisc.edu Swetha Srinivasan Department of Electrical
More informationSynthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems. Ghennadii Sivatki
Master Thesis Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems by Ghennadii Sivatki LITH-IDA/DS-EX--05/010--SE 2005-11-25 Linköpings universitet
More informationReal-Time Scheduling in Distributed Environments
Real-Time Scheduling in Distributed Environments Arnab Sarkar Dept. of Computer Sc. & Engg. IIT Guwahati STC Networks & Distrib. Comput., IITG 1 Setting the Stage Real-time Systems A system whose specification
More informationScheduling and Optimisation of Heterogeneous Time/Event-Triggered Distributed Embedded Systems
Linköping Studies in Science and Technology Thesis No. 1022 Scheduling and Optimisation of Heterogeneous Time/Event-Triggered Distributed Embedded Systems by Traian Pop Submitted to the School of Engineering
More informationAn Empirical Study of High Availability in Stream Processing Systems
An Empirical Study of High Availability in Stream Processing Systems Yu Gu, Zhe Zhang, Fan Ye, Hao Yang, Minkyong Kim, Hui Lei, Zhen Liu Stream Processing Model software operators (PEs) Ω Unexpected machine
More informationInvestigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models
Investigation of System Timing Concerns in Embedded Systems: Tool-based Analysis of AADL Models Peter Feiler Software Engineering Institute phf@sei.cmu.edu 412-268-7790 2004 by Carnegie Mellon University
More informationDependable Computer Systems
Dependable Computer Systems Part 6b: System Aspects Contents Synchronous vs. Asynchronous Systems Consensus Fault-tolerance by self-stabilization Examples Time-Triggered Ethernet (FT Clock Synchronization)
More informationOverall Structure of RT Systems
Course Outline Introduction Characteristics of RTS Real Time Operating Systems (RTOS) OS support: scheduling, resource handling Real Time Programming Languages Language support, e.g. Ada tasking Scheduling
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/60 Definition Distributed Systems Distributed System is
More information02 - Distributed Systems
02 - Distributed Systems Definition Coulouris 1 (Dis)advantages Coulouris 2 Challenges Saltzer_84.pdf Models Physical Architectural Fundamental 2/58 Definition Distributed Systems Distributed System is
More informationCPU Scheduling. The scheduling problem: When do we make decision? - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s)
1/32 CPU Scheduling The scheduling problem: - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s) When do we make decision? 2/32 CPU Scheduling Scheduling decisions may take
More informationDistributed Systems (ICE 601) Fault Tolerance
Distributed Systems (ICE 601) Fault Tolerance Dongman Lee ICU Introduction Failure Model Fault Tolerance Models state machine primary-backup Class Overview Introduction Dependability availability reliability
More informationDesigning Predictable Real-Time and Embedded Systems
Designing Predictable Real-Time and Embedded Systems Juniorprofessor Dr. Jian-Jia Chen Karlsruhe Institute of Technology (KIT), Germany 0 KIT Feb. University 27-29, 2012 of at thetu-berlin, State of Baden-Wuerttemberg
More informationAnalysis and Optimization of Distributed Real-Time Embedded Systems
Analysis and Optimization of Distributed Real-Time Embedded Systems PAUL POP, PETRU ELES, ZEBO PENG, and TRAIAN POP Linköping University An increasing number of real-time applications are today implemented
More informationUniprocessor Scheduling. Basic Concepts Scheduling Criteria Scheduling Algorithms. Three level scheduling
Uniprocessor Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Three level scheduling 2 1 Types of Scheduling 3 Long- and Medium-Term Schedulers Long-term scheduler Determines which programs
More informationA Fault Management Protocol for TTP/C
A Fault Management Protocol for TTP/C Juan R. Pimentel Teodoro Sacristan Kettering University Dept. Ingenieria y Arquitecturas Telematicas 1700 W. Third Ave. Polytechnic University of Madrid Flint, Michigan
More informationTU Wien. Fault Isolation and Error Containment in the TT-SoC. H. Kopetz. TU Wien. July 2007
TU Wien 1 Fault Isolation and Error Containment in the TT-SoC H. Kopetz TU Wien July 2007 This is joint work with C. El.Salloum, B.Huber and R.Obermaisser Outline 2 Introduction The Concept of a Distributed
More informationSingle-Path Programming on a Chip-Multiprocessor System
Single-Path Programming on a Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at
More informationComputer System Overview
Computer System Overview Introduction A computer system consists of hardware system programs application programs 2 Operating System Provides a set of services to system users (collection of service programs)
More informationSystem Models for Distributed Systems
System Models for Distributed Systems INF5040/9040 Autumn 2015 Lecturer: Amir Taherkordi (ifi/uio) August 31, 2015 Outline 1. Introduction 2. Physical Models 4. Fundamental Models 2 INF5040 1 System Models
More informationIntroduction to Real-Time Communications. Real-Time and Embedded Systems (M) Lecture 15
Introduction to Real-Time Communications Real-Time and Embedded Systems (M) Lecture 15 Lecture Outline Modelling real-time communications Traffic and network models Properties of networks Throughput, delay
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationDesign methodology for multi processor systems design on regular platforms
Design methodology for multi processor systems design on regular platforms Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Davide Rossi Ph.D Tutor: Prof. Roberto Guerrieri Outline
More informationKnockout Switches. HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh
HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh Outlines Introduction Single Stage Knockout-Basic Architecture Knockout Concentration Principle
More informationIntroduction. Chapter 1
Introduction Chapter 1 Definition of a Distributed System (1) A distributed system is: A collection of independent computers that appears to its users as a single coherent system. Definition of a Distributed
More informationCopyright Notice. COMP9242 Advanced Operating Systems S2/2014 Week 9: Real-Time Systems. Real-Time System: Definition
Copyright Notice These slides are distributed under the Creative Commons Attribution.0 License COMP94 Advanced Operating Systems S/014 Week 9: Real- Systems @GernotHeiser You are free: to share to copy,
More informationQ.1 Explain Computer s Basic Elements
Q.1 Explain Computer s Basic Elements Ans. At a top level, a computer consists of processor, memory, and I/O components, with one or more modules of each type. These components are interconnected in some
More informationReal-Time Mixed-Criticality Wormhole Networks
eal-time Mixed-Criticality Wormhole Networks Leandro Soares Indrusiak eal-time Systems Group Department of Computer Science University of York United Kingdom eal-time Systems Group 1 Outline Wormhole Networks
More informationScheduling Complexity and Scheduling Strategies Scheduling Strategies in TTP Plan
15 Development Tools P. Pop Technical University of Denmark A. Goller TTTech Computertechnik AG T. Pop Ericsson AB P. Eles Linköping University CONTENTS 15.1 Introduction.......................................................
More informationA Fully Preemptive Multiprocessor Semaphore Protocol for Latency-Sensitive Real-Time Applications
A Fully Preemptive Multiprocessor Semaphore Protocol for Latency-Sensitive Real-Time Applications ECRTS 13 July 12, 2013 Björn B. bbb@mpi-sws.org A Rhetorical Question On uniprocessors, why do we use the
More informationReal-Time Architectures 2003/2004. Resource Reservation. Description. Resource reservation. Reinder J. Bril
Real-Time Architectures 2003/2004 Resource reservation Reinder J. Bril 03-05-2004 1 Resource Reservation Description Example Application domains Some issues Concluding remark 2 Description Resource reservation
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 9/9A Fall 0 008-0: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter : Operating Systems, Microkernels,
More informationLecture 7: PCM, Cache coherence. Topics: handling PCM errors and writes, cache coherence intro
Lecture 7: M, ache coherence Topics: handling M errors and writes, cache coherence intro 1 hase hange Memory Emerging NVM technology that can replace Flash and DRAM Much higher density; much better scalability;
More informationEnhanced Ethernet Switching Technology. Time Applications. Rui Santos 17 / 04 / 2009
Enhanced Ethernet Switching Technology for Adaptive Hard Real- Time Applications Rui Santos (rsantos@ua.pt) 17 / 04 / 2009 Problem 2 Switched Ethernet became common in real-time communications Some interesting
More informationTiming Definition Language (TDL) Concepts, Code Generation and Tools
Timing Definition Language (TDL) Concepts, Code Generation and Tools Wolfgang Pree Embedded Software & Systems Research Center Department of Computer Sciences Univ. Salzburg Overview Motivation Timing
More informationA Predictable RTOS. Mantis Cheng Department of Computer Science University of Victoria
A Predictable RTOS Mantis Cheng Department of Computer Science University of Victoria Outline I. Analysis of Timeliness Requirements II. Analysis of IO Requirements III. Time in Scheduling IV. IO in Scheduling
More informationCommunication. Outline
COP 6611 Advanced Operating System Communication Chi Zhang czhang@cs.fiu.edu Outline Layered Protocols Remote Procedure Call (RPC) Remote Object Invocation Message-Oriented Communication 2 1 Layered Protocols
More informationEnd-to-end Real-time Guarantees in Wireless Cyber-physical Systems
End-to-end Real-time Guarantees in Wireless Cyber-physical Systems Romain Jacob Marco Zimmerling Pengcheng Huang Jan Beutel Lothar Thiele RTSS 16 - IoT and Networking Session December 1, 2016 Predictability
More informationEfficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip
ASP-DAC 2010 20 Jan 2010 Session 6C Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip Jonas Diemer, Rolf Ernst TU Braunschweig, Germany diemer@ida.ing.tu-bs.de Michael Kauschke Intel,
More informationFault Tolerance. Goals: transparent: mask (i.e., completely recover from) all failures, or predictable: exhibit a well defined failure behavior
Fault Tolerance Causes of failure: process failure machine failure network failure Goals: transparent: mask (i.e., completely recover from) all failures, or predictable: exhibit a well defined failure
More informationAn ERTS is defined by three elements: its architecture, its operation, and the way in which it tolerates faults.
Chapter 2 Embedded real-time systems This chapter presents a state-of-the-art of the Embedded Real-Time Systems (ERTS). Its objective is to introduce the basic concepts to understand their construction
More informationField buses (part 2): time triggered protocols
Field buses (part 2): time triggered protocols Nico Fritz Universität des Saarlandes Embedded Systems 2002/2003 (c) Daniel Kästner. 1 CAN and LIN LIN CAN Type Arbitration Transfer rate Serial communication
More informationArchitecture Modeling and Analysis for Embedded Systems
Architecture Modeling and Analysis for Embedded Systems Overview of AADL and related research activities in RTG Oleg Sokolsky September 19, 2008 Overview Background Architecture description languages Embedded
More informationTDDD82 Secure Mobile Systems Lecture 6: Quality of Service
TDDD82 Secure Mobile Systems Lecture 6: Quality of Service Mikael Asplund Real-time Systems Laboratory Department of Computer and Information Science Linköping University Based on slides by Simin Nadjm-Tehrani
More informationRouter s Queue Management
Router s Queue Management Manages sharing of (i) buffer space (ii) bandwidth Q1: Which packet to drop when queue is full? Q2: Which packet to send next? FIFO + Drop Tail Keep a single queue Answer to Q1:
More informationComputer System Overview OPERATING SYSTEM TOP-LEVEL COMPONENTS. Simplified view: Operating Systems. Slide 1. Slide /S2. Slide 2.
BASIC ELEMENTS Simplified view: Processor Slide 1 Computer System Overview Operating Systems Slide 3 Main Memory referred to as real memory or primary memory volatile modules 2004/S2 secondary memory devices
More informationDistributed Embedded Systems and realtime networks
STREAM01 / Mastère SE Distributed Embedded Systems and realtime networks Embedded network TTP Marie-Agnès Peraldi-Frati AOSTE Project UNSA- CNRS-INRIA January 2008 1 Abstract Requirements for TT Systems
More informationSimplified design flow for embedded systems
Simplified design flow for embedded systems 2005/12/02-1- Reuse of standard software components Knowledge from previous designs to be made available in the form of intellectual property (IP, for SW & HW).
More informationOutline. Circuit Switching. Circuit Switching : Introduction to Telecommunication Networks Lectures 13: Virtual Things
8-5: Introduction to Telecommunication Networks Lectures : Virtual Things Peter Steenkiste Spring 05 www.cs.cmu.edu/~prs/nets-ece Outline Circuit switching refresher Virtual Circuits - general Why virtual
More informationHypervisors and Server Flash Satyam Vaghani
Hypervisors and Server Flash Satyam Vaghani Agenda r Case for server flash in SDDC r Technology implications of marrying hypervisors with server flash r Empirical data r Conclusion and open issues 2 Reference
More informationAn Encapsulated Communication System for Integrated Architectures
An Encapsulated Communication System for Integrated Architectures Architectural Support for Temporal Composability Roman Obermaisser Overview Introduction Federated and Integrated Architectures DECOS Architecture
More informationResource Reservation & Resource Servers
Resource Reservation & Resource Servers Resource Reservation Application Hard real-time, Soft real-time, Others? Platform Hardware Resources: CPU cycles, memory blocks 1 Applications Hard-deadline tasks
More informationAchieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm
Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm Alessandro Biondi and Marco Di Natale Scuola Superiore Sant Anna, Pisa, Italy Introduction The introduction of
More informationCPU Scheduling. The scheduling problem: When do we make decision? - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s)
CPU Scheduling The scheduling problem: - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s) When do we make decision? 1 / 31 CPU Scheduling new admitted interrupt exit terminated
More informationEmpirical Approximation and Impact on Schedulability
Cache-Related Preemption and Migration Delays: Empirical Approximation and Impact on Schedulability OSPERT 2010, Brussels July 6, 2010 Andrea Bastoni University of Rome Tor Vergata Björn B. Brandenburg
More informationReal-Time Communications. LS 12, TU Dortmund
Real-Time Communications Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20, Jan., 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 29 Random Access no access control; requires low medium utilization Prof.
More informationConstructing and Verifying Cyber Physical Systems
Constructing and Verifying Cyber Physical Systems Mixed Criticality Scheduling and Real-Time Operating Systems Marcus Völp Overview Introduction Mathematical Foundations (Differential Equations and Laplace
More informationDISTRIBUTED COMPUTER SYSTEMS
DISTRIBUTED COMPUTER SYSTEMS MESSAGE ORIENTED COMMUNICATIONS Dr. Jack Lange Computer Science Department University of Pittsburgh Fall 2015 Outline Message Oriented Communication Sockets and Socket API
More informationPerformance of Various Levels of Storage. Movement between levels of storage hierarchy can be explicit or implicit
Memory Management All data in memory before and after processing All instructions in memory in order to execute Memory management determines what is to be in memory Memory management activities Keeping
More informationLecture 7: PCM Wrap-Up, Cache coherence. Topics: handling PCM errors and writes, cache coherence intro
Lecture 7: M Wrap-Up, ache coherence Topics: handling M errors and writes, cache coherence intro 1 Optimizations for Writes (Energy, Lifetime) Read a line before writing and only write the modified bits
More informationLast time. BGP policy. Broadcast / multicast routing. Link virtualization. Spanning trees. Reverse path forwarding, pruning Tunneling
Last time BGP policy Broadcast / multicast routing Spanning trees Source-based, group-shared, center-based Reverse path forwarding, pruning Tunneling Link virtualization Whole networks can act as an Internet
More informationOS and Hardware Tuning
OS and Hardware Tuning Tuning Considerations OS Threads Thread Switching Priorities Virtual Memory DB buffer size File System Disk layout and access Hardware Storage subsystem Configuring the disk array
More informationAssignment 5. Georgia Koloniari
Assignment 5 Georgia Koloniari 2. "Peer-to-Peer Computing" 1. What is the definition of a p2p system given by the authors in sec 1? Compare it with at least one of the definitions surveyed in the last
More informationFault-tolerant techniques
What are the effects if the hardware or software is not fault-free in a real-time system? What causes component faults? Specification or design faults: Incomplete or erroneous models Lack of techniques
More informationEECS 571 Principles of Real-Time Embedded Systems. Lecture Note #10: More on Scheduling and Introduction of Real-Time OS
EECS 571 Principles of Real-Time Embedded Systems Lecture Note #10: More on Scheduling and Introduction of Real-Time OS Kang G. Shin EECS Department University of Michigan Mode Changes Changes in mission
More information