Concepts for Robust NoC Communication
|
|
- Cody Bennett
- 6 years ago
- Views:
Transcription
1 oncepts for Robust o ommunication Martin Radetzki Department of mbedded ystems ngineering Institute of omputer Architecture and omputer ngineering Universität tuttgart martin.radetzki@informatik.uni-stuttgart.de 9/21/2009
2 Future hallenge: Reliability ithin a decade we will see 100 billion transistor chips. That is the good news. The bad news is that 20 billion of those transistors will fail in manufacture and a further 10 billion will fail in the first year of operation. [teve Furber, Living ith Failure, Proc. uropean Test ymposium, pp. 4-8, 2006] oncepts for Robust o ommunication 2
3 Reliability Issues ingle vent ffects e.g. ion, neutron impact causing transient faults Variability manufacturing-induced variations, e.g. in wire thickness, transistor parameters causing permanent and intermittent faults that must be tolerated for acceptable yield tress & Ageing e.g.lectromigration, HI, BTI causing permanent faults that appear during system operation nvironmental Impacts make everything worse... e.g. accellerated ageing under high temperatures, high levels of radiation on space missions oncepts for Robust o ommunication 3
4 Failure Fault - rror Terminology Failure mechanism Physical cause Fault (model) Formal description rror ffect on information xamples ingle-event effect Fabrication defect hip ageing Transient fault Permanent fault (e.g. stuck-at) Delay fault oft error Recurring data corruption o: Packet loss oncepts for Robust o ommunication 4
5 teps for Fault-Tolerance Offline Online xamples on various layers Testing rror detection DL: yndrome 0 L: Packet corruption TL: Packet loss Diagnosis (model) Fault location Fault classification orrection Methods depend on the class of fault DL: Analyze syndrome L: Observe the regular traffic TL: Inject test packets DL: Toggle erroneous bits L: Adapt routing to bypass fault TL: Re-send packet (ARQ) oncepts for Robust o ommunication 5
6 Outline Fault Models and Fault Diagnosis Fault-Adaptive Routing xperimental (imulation) Results oncepts for Robust o ommunication 6
7 Distributed rror Detection and Diagnosis e.g. [Grecu, Pande 2006] Parity checks at switch inputs and outputs Output error => diagnosis of switch fault Input error => diagnosis of switch fault Drop and retransmit packet in case of error Does not help against permanent faults oncepts for Robust o ommunication 7
8 Traditional Fault Models witch faults: the complete switch is assumed to be unavailable Link faults: refers to a link between two switches (and/or a directional output of a switch) oncepts for Robust o ommunication 8
9 Packet Throughput in aturated etwork Packets Maximaldurchsatz per [Pakete/Ressourcenknoten/Zyklus] resource and cycle fault duration t=1 t=4 t=16 t=64 t=256 permanent 8x8 mesh witch-fehlerrate [%] witch failure rate [%] witch faults: Throughput breaks down even at low failure rates oncepts for Robust o ommunication 9
10 tructural Fault Model One multiplexer, part of a crossbar switch: oncepts for Robust o ommunication 10
11 Fault Diagnosis of Individual rossbar onnections One approach [Raik, Ubar 2007]: ending directed test patterns Assumption: Links are fault-free Diagnostic access at the network boundaries entral control, not distributed (scalability?) Regular o operation needs to be interrupted (offline) oncepts for Robust o ommunication 11
12 Proposed Diagnostic Infrastructure ostrum switch Input register R Output driver R R Packet format extended by a R checksum: V H x y Payload PayloadR R R R Input check Router Input register R R R Output check R R R Input check bits R check on all inputs and outputs - Input: Detecting Inter-witch-Faults - Output: Dectecting Intra-witch-Faults L L oncepts for Robust o ommunication 12
13 Fault Matrix Model of individual crossbar connection faults Implemented on chip to store online diagnosis results crc V 000 no fault crc V 001 transient crc OK all patterns crc V 010 intermittent Fault matrix testing send test patterns crc 111 permanent Fault state machine oncepts for Robust o ommunication 13
14 Outline Fault Models and Fault Diagnosis Fault-Adaptive Routing xperimental (imulation) Results oncepts for Robust o ommunication 14
15 Deflection Routing Packets are routed with a preferred direction, e.g. following XY route If that is not possible, the packet is deflected into another direction o blocking o buffers Free of deadlocks on-minimal paths possible Livelock avoidance through priority for old packets oncepts for Robust o ommunication 15
16 Implementing Deflection in witches (1) Routing in preferred direction (here: x towards destination) (2) Routing in other direction towards destination (3) Routing in other direction away from destination (4) Reflection to the packet source of the previous hop oncepts for Robust o ommunication 16
17 Routing Adaptation In order to find feasible routes in case of faults, all incoming packets have to be considered as a whole: packet P1 P2 P3 P4 priority max (4) high (3) low (2) min (1) from preferred route,, dest. dest. P1 veer away,, Reflection P4 P2 dest. P1 P3 P2 dest. P3 P4 oncepts for Robust o ommunication 17 17
18 ost Driven Routing (1) Assign a cost to a routing decision for one packet: Reflects the progress of the packet ost is weighted by priority packet P1 P2 P3 P4 priority max (4) high (3) low (2) min (1) from preferred route,, veer away,, reflection c ij if fij > 0012 avl j, 2 elsif i = j, = 0 elsif i j reduces P i.addr, 1 else connection unavailable reflection approach destination veer away oncepts for Robust o ommunication 18
19 ost Driven Routing (2) In order to consider all packets at once, build the sum of weighted costs c π = ri π i c( π ) i good = ( ) () c( π ) bad = 9 Objective: Find routing permutation π opt with minimal cost sum in a combinational way onstruct permutation tree Bottom-up traversal of the permutation tree Use minimum operations to discard bad routes early oncepts for Robust o ommunication 19
20 Routing Implementation xample: input output min min min min min min min min min min min min min min min min min oncepts for Robust o ommunication 20
21 witch Area and Timing Area [μm 2 ] Max. operating frequency [MHz] oncepts for Robust o ommunication 21
22 Outline Fault Models and Fault Diagnosis Fault-Adaptive Routing xperimental (imulation) Results oncepts for Robust o ommunication 22
23 imulation etup 8x8 mesh with uniformly distributed and transposed data traffic Incremental injection of faults according to a fixed, randomly selected fault pattern Measurement of latency and throughput omparison of three models: Diagnosis and adaptation as presented Automated Repeat Request (ARQ) at receiving end Automated Repeat Request (ARQ) on switch level oncepts for Robust o ommunication 23
24 Fault-Free ase lassic ost based Hop count Injection rate [Packets per ore and ycle] Average network latency reduced by ~12% oncepts for Robust o ommunication 24
25 Packet Throughput with ingle rossbar Faults 0.35 Packets Maximaldurchsatz per [Pakete/Ressourcenknoten/Zyklus] resource and cycle t=1 t=4 t=16 t=64 t=256 perm witch-fehlerrate Failure rate [%] 8x8 mesh Minor throughput reduction even at large failure rates Fault duration has no significant impact oncepts for Robust o ommunication 25
26 Alternative Methods orrect packets : injected packets Diagnosis und Adaptation ARQ with Uniform Traffic ARQ with Transposed Traffic umber of faults Routing around faults is better than accepting faults and performing retransmission oncepts for Robust o ommunication 26
27 onclusions Routing method using information on o permanent fault status Distributed implementation (scalable) an be implemented with acceptable cost urrent research: combined with retransmission to handle transient faults Future work: research optimal combination of techniques on different layers oncepts for Robust o ommunication 27
28 Hierarchical Approach to Fault Tolerance Fault Models Monitoring Diagnosis Reconfiguration Transport etwork Distributed Online- Algorithms, Regular tructures Packets rror Detection ongestion Packet Loss Packet-Fault Packet Loss rror rror orrection Re- Routing Data Link Bandwidth Fault Rate Fault ordstream Bandwidth- Request ncoding (Logic) rror Detection Bit-Faults rror orrection Bit-Faults Physical Bitstream Fault Rate lectr. Param. Temperature Defect Hardening- uggestions ncoding (electrical), Drivers, Monitoring rror Detection Delay Faults Voltage-, urrent-, Temperature-Monitoring rror orrection Adjust Voltage, urrent Use multiple lines pare-lines oncepts for Robust o ommunication 28
29 Parameter Interaction Performance Delay faults orrection overhead witching activity Frequency upply voltage rror rate lectromigration BTI, HI,... Temperature L-oupling Radiation (U) oise / R Power oncepts for Robust o ommunication 29
1. NoCs: What s the point?
1. Nos: What s the point? What is the role of networks-on-chip in future many-core systems? What topologies are most promising for performance? What about for energy scaling? How heavily utilized are Nos
More informationRouters & Routing : Computer Networking. Binary Search on Ranges. Speeding up Prefix Match - Alternatives
Routers & Routing -44: omputer Networking High-speed router architecture Intro to routing protocols ssigned reading [McK9] Fast Switched ackplane for a Gigabit Switched Router Know RIP/OSPF L-4 Intra-omain
More informationChallenges for Future Interconnection Networks Hot Interconnects Panel August 24, Dennis Abts Sr. Principal Engineer
Challenges for Future Interconnection Networks Hot Interconnects Panel August 24, 2006 Sr. Principal Engineer Panel Questions How do we build scalable networks that balance power, reliability and performance
More informationMulti-level Fault Tolerance in 2D and 3D Networks-on-Chip
Multi-level Fault Tolerance in 2D and 3D Networks-on-Chip Claudia usu Vladimir Pasca Lorena Anghel TIMA Laboratory Grenoble, France Outline Introduction Link Level outing Level Application Level Conclusions
More informationA Literature Review of on-chip Network Design using an Agent-based Management Method
A Literature Review of on-chip Network Design using an Agent-based Management Method Mr. Kendaganna Swamy S Dr. Anand Jatti Dr. Uma B V Instrumentation Instrumentation Communication Bangalore, India Bangalore,
More informationBasic Low Level Concepts
Course Outline Basic Low Level Concepts Case Studies Operation through multiple switches: Topologies & Routing v Direct, indirect, regular, irregular Formal models and analysis for deadlock and livelock
More information4. Networks. in parallel computers. Advances in Computer Architecture
4. Networks in parallel computers Advances in Computer Architecture System architectures for parallel computers Control organization Single Instruction stream Multiple Data stream (SIMD) All processors
More informationDetecting Temporary and Permanent Faults in NOC Using FTDR Algorithm
RESEARCH ARTICLE OPEN Detecting Temporary and Permanent Faults in NOC Using FTDR Algorithm Manjula G PG Scholar, VLSI Design Tagore Institute of Engineering and Technology, Attur Tamil Nadu - India ABSTRACT
More informationLecture 26: Interconnects. James C. Hoe Department of ECE Carnegie Mellon University
18 447 Lecture 26: Interconnects James C. Hoe Department of ECE Carnegie Mellon University 18 447 S18 L26 S1, James C. Hoe, CMU/ECE/CALCM, 2018 Housekeeping Your goal today get an overview of parallel
More informationBasic Switch Organization
NOC Routing 1 Basic Switch Organization 2 Basic Switch Organization Link Controller Used for coordinating the flow of messages across the physical link of two adjacent switches 3 Basic Switch Organization
More informationThird Generation Routers
IP orwarding 5-5- omputer Networking 5- Lecture : Routing Peter Steenkiste all www.cs.cmu.edu/~prs/5-- The Story So ar IP addresses are structured to reflect Internet structure IP packet headers carry
More informationScaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004
Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004 Presentation Outline Motivation Avi s Black Box Black Box: Load Balance Switch Conclusion
More informationA Thermal-aware Application specific Routing Algorithm for Network-on-chip Design
A Thermal-aware Application specific Routing Algorithm for Network-on-chip Design Zhi-Liang Qian and Chi-Ying Tsui VLSI Research Laboratory Department of Electronic and Computer Engineering The Hong Kong
More informationQuest for High-Performance Bufferless NoCs with Single-Cycle Express Paths and Self-Learning Throttling
Quest for High-Performance Bufferless NoCs with Single-Cycle Express Paths and Self-Learning Throttling Bhavya K. Daya, Li-Shiuan Peh, Anantha P. Chandrakasan Dept. of Electrical Engineering and Computer
More informationRouting Algorithm. How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus)
Routing Algorithm How do I know where a packet should go? Topology does NOT determine routing (e.g., many paths through torus) Many routing algorithms exist 1) Arithmetic 2) Source-based 3) Table lookup
More informationEfficient And Advance Routing Logic For Network On Chip
RESEARCH ARTICLE OPEN ACCESS Efficient And Advance Logic For Network On Chip Mr. N. Subhananthan PG Student, Electronics And Communication Engg. Madha Engineering College Kundrathur, Chennai 600 069 Email
More informationIP Forwarding Computer Networking. Graph Model. Routes from Node A. Lecture 11: Intra-Domain Routing
IP Forwarding 5-44 omputer Networking Lecture : Intra-omain Routing RIP (Routing Information Protocol) & OSPF (Open Shortest Path First) The Story So Far IP addresses are structured to reflect Internet
More informationECE 669 Parallel Computer Architecture
ECE 669 Parallel Computer Architecture Lecture 21 Routing Outline Routing Switch Design Flow Control Case Studies Routing Routing algorithm determines which of the possible paths are used as routes how
More informationIP Forwarding Computer Networking. Routes from Node A. Graph Model. Lecture 10: Intra-Domain Routing
IP orwarding - omputer Networking Lecture : Intra-omain Routing RIP (Routing Information Protocol) & OSP (Open Shortest Path irst) The Story So ar IP addresses are structure to reflect Internet structure
More informationInterconnection Networks
Lecture 17: Interconnection Networks Parallel Computer Architecture and Programming A comment on web site comments It is okay to make a comment on a slide/topic that has already been commented on. In fact
More informationNetwork on Chip Architectures BY JAGAN MURALIDHARAN NIRAJ VASUDEVAN
Network on Chip Architectures BY JAGAN MURALIDHARAN NIRAJ VASUDEVAN Multi Core Chips No more single processor systems High computational power requirements Increasing clock frequency increases power dissipation
More informationWhat is Routing? EE 122: Shortest Path Routing. Example. Internet Routing. Ion Stoica TAs: Junda Liu, DK Moon, David Zats
What is Routing? Routing implements the core function of a network: : Shortest Path Routing Ion Stoica Ts: Junda Liu, K Moon, avid Zats http://inst.eecs.berkeley.edu/~ee/fa9 (Materials with thanks to Vern
More informationHigh Performance Interconnect and NoC Router Design
High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali
More informationCS 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring Lecture 20: Networks and Distributed Systems
S 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring 2003 Lecture 20: Networks and Distributed Systems 20.0 Main Points Motivation for distributed vs. centralized systems
More informationNetwork on Chip Architecture: An Overview
Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology
More informationNOW Handout Page 1. Outline. Networks: Routing and Design. Routing. Routing Mechanism. Routing Mechanism (cont) Properties of Routing Algorithms
Outline Networks: Routing and Design Routing Switch Design Case Studies CS 5, Spring 99 David E. Culler Computer Science Division U.C. Berkeley 3/3/99 CS5 S99 Routing Recall: routing algorithm determines
More informationOverview ECE 753: FAULT-TOLERANT COMPUTING 1/21/2014. Recap. Fault Modeling. Fault Modeling (contd.) Fault Modeling (contd.)
ECE 753: FAULT-TOLERANT COMPUTING Kewal K.Saluja Department of Electrical and Computer Engineering Fault Modeling Lectures Set 2 Overview Fault Modeling References Fault models at different levels (HW)
More informationNoC Round Table / ESA Sep Asynchronous Three Dimensional Networks on. on Chip. Abbas Sheibanyrad
NoC Round Table / ESA Sep. 2009 Asynchronous Three Dimensional Networks on on Chip Frédéric ric PétrotP Outline Three Dimensional Integration Clock Distribution and GALS Paradigm Contribution of the Third
More informationInterconnection Networks: Topology. Prof. Natalie Enright Jerger
Interconnection Networks: Topology Prof. Natalie Enright Jerger Topology Overview Definition: determines arrangement of channels and nodes in network Analogous to road map Often first step in network design
More informationPOLYMORPHIC ON-CHIP NETWORKS
POLYMORPHIC ON-CHIP NETWORKS Martha Mercaldi Kim, John D. Davis*, Mark Oskin, Todd Austin** University of Washington *Microsoft Research, Silicon Valley ** University of Michigan On-Chip Network Selection
More informationFIST: A Fast, Lightweight, FPGA-Friendly Packet Latency Estimator for NoC Modeling in Full-System Simulations
FIST: A Fast, Lightweight, FPGA-Friendly Packet Latency Estimator for oc Modeling in Full-System Simulations Michael K. Papamichael, James C. Hoe, Onur Mutlu papamix@cs.cmu.edu, jhoe@ece.cmu.edu, onur@cmu.edu
More informationChaotic Routing: An Overview
1 Chaotic Routing: An Overview Wajahat Qadeer and Rehan Hameed I. INTRODUCTION Of the many router designs, most can be classified as either oblivious or adaptive, depending on whether the path selection
More informationRecall: The Routing problem: Local decisions. Recall: Multidimensional Meshes and Tori. Properties of Routing Algorithms
CS252 Graduate Computer Architecture Lecture 16 Multiprocessor Networks (con t) March 14 th, 212 John Kubiatowicz Electrical Engineering and Computer Sciences University of California, Berkeley http://www.eecs.berkeley.edu/~kubitron/cs252
More informationKnockout Switches. HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh
HIGH PERFORMANCE SWITCHES AND ROUTERS Wiley H. JONATHAN CHAO and BIN LIU Instructor: Mansour Rousta Zadeh Outlines Introduction Single Stage Knockout-Basic Architecture Knockout Concentration Principle
More informationFPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP
FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP 1 M.DEIVAKANI, 2 D.SHANTHI 1 Associate Professor, Department of Electronics and Communication Engineering PSNA College
More informationRouting. Effect of Routing in Flow Control. Relevant Graph Terms. Effect of Routing Path on Flow Control. Effect of Routing Path on Flow Control
Routing Third Topic of the course Read chapter of the text Read chapter of the reference Main functions of routing system Selection of routes between the origin/source-destination pairs nsure that the
More informationA Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip
2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip Min-Ju Chan and Chun-Lung Hsu Department of Electrical
More informationInterprocessor Communication. Basics of Network Routing
Interprocessor Communication There are two main differences between sequential computers and parallel computers -- multiple processors and the hardware to connect them together. That hardware is the most
More informationLecture 6. TCP services. Internet Transport Layer: introduction to the Transport Control Protocol (TCP) A MUCH more complex transport
Lecture 6. Internet Transport Layer: introduction to the Transport ontrol Protocol (TP) RF 793 (estensioni RF 1122,1323,2018,2581,working group tsvwg) A MUH more complex transport for three main reasons
More informationNetworks and Distributed Systems. Sarah Diesburg Operating Systems CS 3430
Networks and Distributed Systems Sarah Diesburg Operating Systems CS 3430 Technology Trends Decade Technology $ per machine Sales volume Users per machine 50s $10M 100 1000s 60s Mainframe $1M 10K 100s
More informationPerformance and Evaluation of Congestion Control and Routing Algorithm for Improving Internet Traffic Control System
IJN International Journal of omputer cience and Network ecurity, VOL. No.6, June 0 7 Performance and valuation of ongestion ontrol and Routing lgorithm for Improving Internet Traffic ontrol ystem.jayachandran,
More informationCS 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring Lecture 19: Networks and Distributed Systems
S 162 Operating Systems and Systems Programming Professor: Anthony D. Joseph Spring 2004 Lecture 19: Networks and Distributed Systems 19.0 Main Points Motivation for distributed vs. centralized systems
More informationFault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies. Mohsin Y Ahmed Conlan Wesson
Fault Tolerant and Secure Architectures for On Chip Networks With Emerging Interconnect Technologies Mohsin Y Ahmed Conlan Wesson Overview NoC: Future generation of many core processor on a single chip
More informationNoCAlert: An On-Line and Real- Time Fault Detection Mechanism for Network-on-Chip Architectures
NoCAlert: An On-Line and Real- Time Fault Detection Mechanism for Network-on-Chip Architectures Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, and Yiannakis Sazeides University of Cyprus
More informationReminder: Datalink Functions Computer Networking. Datalink Architectures
Reminder: Datalink Functions 15-441 15 441 15-641 Computer Networking Lecture 5 Media Access Control Peter Steenkiste Fall 2015 www.cs.cmu.edu/~prs/15-441-f15 Framing: encapsulating a network layer datagram
More informationCS 457 Networking and the Internet. Shortest-Path Problem. Dijkstra s Shortest-Path Algorithm 9/29/16. Fall 2016
9/9/6 S 7 Networking and the Internet Fall 06 Shortest-Path Problem Given: network topology with link costs c(x,y): link cost from node x to node y Infinity if x and y are not direct neighbors ompute:
More informationFuture of Interconnect Fabric A Contrarian View. Shekhar Borkar June 13, 2010 Intel Corp. 1
Future of Interconnect Fabric A ontrarian View Shekhar Borkar June 13, 2010 Intel orp. 1 Outline Evolution of interconnect fabric On die network challenges Some simple contrarian proposals Evaluation and
More informationDESIGN AND IMPLEMENTATION ARCHITECTURE FOR RELIABLE ROUTER RKT SWITCH IN NOC
International Journal of Engineering and Manufacturing Science. ISSN 2249-3115 Volume 8, Number 1 (2018) pp. 65-76 Research India Publications http://www.ripublication.com DESIGN AND IMPLEMENTATION ARCHITECTURE
More informationTopology basics. Constraints and measures. Butterfly networks.
EE48: Advanced Computer Organization Lecture # Interconnection Networks Architecture and Design Stanford University Topology basics. Constraints and measures. Butterfly networks. Lecture #: Monday, 7 April
More informationThe Open System Interconnect model
The Open System Interconnect model Telecomunicazioni Undergraduate course in Electrical Engineering University of Rome La Sapienza Rome, Italy 2007-2008 1 Layered network design Data networks are usually
More informationTopologies. Maurizio Palesi. Maurizio Palesi 1
Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and
More informationThe Network Layer and Routers
The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in
More informationCEN445 Network Protocols and Algorithms. Chapter 2. Routing Algorithms. Dr. Ridha Ouni
3/4/04 EN44 Network Protocols and lgorithms hapter Routing lgorithms Dr. Ridha Ouni Department of omputer Engineering ollege of omputer and Information Sciences King Saud University References Some slides
More informationEvaluating Bufferless Flow Control for On-Chip Networks
Evaluating Bufferless Flow Control for On-Chip Networks George Michelogiannakis, Daniel Sanchez, William J. Dally, Christos Kozyrakis Stanford University In a nutshell Many researchers report high buffer
More informationLecture 3: Flow-Control
High-Performance On-Chip Interconnects for Emerging SoCs http://tusharkrishna.ece.gatech.edu/teaching/nocs_acaces17/ ACACES Summer School 2017 Lecture 3: Flow-Control Tushar Krishna Assistant Professor
More informationudirec: Unified Diagnosis and Reconfiguration for Frugal Bypass of NoC Faults
1/45 1/22 MICRO-46, 9 th December- 213 Davis, California udirec: Unified Diagnosis and Reconfiguration for Frugal Bypass of NoC Faults Ritesh Parikh and Valeria Bertacco Electrical Engineering & Computer
More informationReview. Some slides are in courtesy of J. Kurose and K. Ross
Review The Internet (IP) Protocol Datagram format IP fragmentation ICMP: Internet Control Message Protocol NAT: Network Address Translation Routing in the Internet Intra-AS routing: RIP and OSPF Inter-AS
More informationPeer-to-Peer Protocols and Data Link Layer. Chapter 5 from Communication Networks Leon-Gracia and Widjaja
Peer-to-Peer Protocols and Data Link Layer Chapter 5 from Communication Networks Leon-Gracia and Widjaja Peer-to-Peer Protocols At each layer two (or more) entities execute These are peer processes For
More informationToward a Reliable Data Transport Architecture for Optical Burst-Switched Networks
Toward a Reliable Data Transport Architecture for Optical Burst-Switched Networks Dr. Vinod Vokkarane Assistant Professor, Computer and Information Science Co-Director, Advanced Computer Networks Lab University
More informationTopologies. Maurizio Palesi. Maurizio Palesi 1
Topologies Maurizio Palesi Maurizio Palesi 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and
More informationFAULT TOLERANT SYSTEMS
FAULT TOLERANT SYSTEMS http://www.ecs.umass.edu/ece/koren/faulttolerantsystems Part 18 Chapter 7 Case Studies Part.18.1 Introduction Illustrate practical use of methods described previously Highlight fault-tolerance
More informationLinks Reading: Chapter 2. Goals of Todayʼs Lecture. Message, Segment, Packet, and Frame
Links Reading: Chapter 2 CS 375: Computer Networks Thomas Bressoud 1 Goals of Todayʼs Lecture Link-layer services Encoding, framing, and error detection Error correction and flow control Sharing a shared
More informationCOSC 6374 Parallel Computation. Parallel Computer Architectures
OS 6374 Parallel omputation Parallel omputer Architectures Some slides on network topologies based on a similar presentation by Michael Resch, University of Stuttgart Spring 2010 Flynn s Taxonomy SISD:
More informationChapter 13 TRANSPORT. Mobile Computing Winter 2005 / Overview. TCP Overview. TCP slow-start. Motivation Simple analysis Various TCP mechanisms
Overview Chapter 13 TRANSPORT Motivation Simple analysis Various TCP mechanisms Distributed Computing Group Mobile Computing Winter 2005 / 2006 Distributed Computing Group MOBILE COMPUTING R. Wattenhofer
More informationA Heuristic Search Algorithm for Re-routing of On-Chip Networks in The Presence of Faulty Links and Switches
A Heuristic Search Algorithm for Re-routing of On-Chip Networks in The Presence of Faulty Links and Switches Nima Honarmand, Ali Shahabi and Zain Navabi CAD Laboratory, School of ECE, University of Tehran,
More informationNoc Evolution and Performance Optimization by Addition of Long Range Links: A Survey. By Naveen Choudhary & Vaishali Maheshwari
Global Journal of Computer Science and Technology: E Network, Web & Security Volume 15 Issue 6 Version 1.0 Year 2015 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationFinal Presentation. Network on Chip (NoC) for Many-Core System on Chip in Space Applications. December 13, 2017
Final Presentation Network on Chip (NoC) for Many-Core System on Chip in Space Applications December 13, 2017 Dr. ir. Gerard Rauwerda Gerard.Rauwerda@recoresystems.com NoC round table Network-on-Chip (NoC)
More informationA Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction
2009 12th Euromicro Conference on Digital System Design / Architectures, Methods and Tools A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction A. Ehsani Zonouz, M. Seyrafi,
More informationA Scalable and Minimized Butterfly Fat Tree (SMBFT) Switching Network for On-Chip Communication
Research Journal of Applied Sciences, Engineering and Technology 4(): 997-, ISSN: 4-7467 Maxwell Scientific Organization, Submitted: March 4, Accepted: April 7, Published: July, A Scalable and Minimized
More informationOutline of Presentation Field Programmable Gate Arrays (FPGAs(
FPGA Architectures and Operation for Tolerating SEUs Chuck Stroud Electrical and Computer Engineering Auburn University Outline of Presentation Field Programmable Gate Arrays (FPGAs( FPGAs) How Programmable
More informationNetworks: Routing, Deadlock, Flow Control, Switch Design, Case Studies. Admin
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220 Admin Homework #5 Due Dec 3 Projects Final (yes it will be cumulative) CPS 220 2 1 Review: Terms Network characterized
More informationoriginal standard a transmission at 5 GHz bit rate 54 Mbit/s b support for 5.5 and 11 Mbit/s e QoS
IEEE 802.11 The standard defines a wireless physical interface and the MAC layer while LLC layer is defined in 802.2. The standardization process, started in 1990, is still going on; some versions are:
More informationInput ports, switching fabric, output ports Switching via memory, bus, crossbar Queueing, head-of-line blocking
Last time Router internals Input ports, switching fabric, output ports Switching via memory, bus, crossbar Queueing, head-of-line blocking Mobility Home, visited s Home, foreign agents Permanent, care-of
More informationCOSC 6374 Parallel Computation. Parallel Computer Architectures
OS 6374 Parallel omputation Parallel omputer Architectures Some slides on network topologies based on a similar presentation by Michael Resch, University of Stuttgart Edgar Gabriel Fall 2015 Flynn s Taxonomy
More informationQuality-of-Service for a High-Radix Switch
Quality-of-Service for a High-Radix Switch Nilmini Abeyratne, Supreet Jeloka, Yiping Kang, David Blaauw, Ronald G. Dreslinski, Reetuparna Das, and Trevor Mudge University of Michigan 51 st DAC 06/05/2014
More informationSwitching/Flow Control Overview. Interconnection Networks: Flow Control and Microarchitecture. Packets. Switching.
Switching/Flow Control Overview Interconnection Networks: Flow Control and Microarchitecture Topology: determines connectivity of network Routing: determines paths through network Flow Control: determine
More informationChapter 3 : Topology basics
1 Chapter 3 : Topology basics What is the network topology Nomenclature Traffic pattern Performance Packaging cost Case study: the SGI Origin 2000 2 Network topology (1) It corresponds to the static arrangement
More informationInterconnection Networks: Routing. Prof. Natalie Enright Jerger
Interconnection Networks: Routing Prof. Natalie Enright Jerger Routing Overview Discussion of topologies assumed ideal routing In practice Routing algorithms are not ideal Goal: distribute traffic evenly
More informationCSE/EE 461 Lecture 7 Bridging LANs. Last Two Times. This Time -- Switching (a.k.a. Bridging)
S/ 461 Lecture 7 ridging LNs Last Two Times Medium ccess ontrol (M) protocols Part of the Link Layer t the heart of Local rea Networks (LNs) ow do multiple parties share a wire or the air? Random access
More informationLecture 22: Fault Tolerance
Lecture 22: Fault Tolerance Papers: Token Coherence: Decoupling Performance and Correctness, ISCA 03, Wisconsin A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures, HPCA 07, Spain Error
More informationCommunication Networks for the Next-Generation Vehicles
Communication Networks for the, Ph.D. Electrical and Computer Engg. Dept. Wayne State University Detroit MI 48202 (313) 577-3855, smahmud@eng.wayne.edu January 13, 2005 4 th Annual Winter Workshop U.S.
More informationJoint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals
Joint consideration of performance, reliability and fault tolerance in regular Networks-on-Chip via multiple spatially-independent interface terminals Philipp Gorski, Tim Wegner, Dirk Timmermann University
More informationNetwork-on-chip (NOC) Topologies
Network-on-chip (NOC) Topologies 1 Network Topology Static arrangement of channels and nodes in an interconnection network The roads over which packets travel Topology chosen based on cost and performance
More informationCOMP/ELEC 429/556 Introduction to Computer Networks
OMP/ELE 49/6 Introduction to omputer Networks Intra-domain routing Some slides used with permissions from Edward W. Knightly, T. S. Eugene Ng, Ion Stoica, Hui Zhang T. S. Eugene Ng eugeneng at cs.rice.edu
More informationII. Principles of Computer Communications Network and Transport Layer
II. Principles of Computer Communications Network and Transport Layer A. Internet Protocol (IP) IPv4 Header An IP datagram consists of a header part and a text part. The header has a 20-byte fixed part
More informationLecture 16: Router Design
Lecture 16: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 16 Overview End-to-end lookup and forwarding example Router internals Buffering Scheduling 2 Example:
More informationRouting Protocols in MANET: Comparative Study
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 7, July 2014, pg.119
More informationECE 4750 Computer Architecture, Fall 2017 T06 Fundamental Network Concepts
ECE 4750 Computer Architecture, Fall 2017 T06 Fundamental Network Concepts School of Electrical and Computer Engineering Cornell University revision: 2017-10-17-12-26 1 Network/Roadway Analogy 3 1.1. Running
More informationCHAPTER 9: PACKET SWITCHING N/W & CONGESTION CONTROL
CHAPTER 9: PACKET SWITCHING N/W & CONGESTION CONTROL Dr. Bhargavi Goswami, Associate Professor head, Department of Computer Science, Garden City College Bangalore. PACKET SWITCHED NETWORKS Transfer blocks
More informationTransport Layer Overview
Transport Layer Overview Kai Shen Transport-layer Overview Network layer: host-to-host to logical communication between hosts. Transport layer: logical communication between s. multiple comm. s can reside
More informationA thesis presented to. the faculty of. In partial fulfillment. of the requirements for the degree. Master of Science. Travis H. Boraten.
Runtime Adaptive Scrubbing in Fault-Tolerant Network-on-Chips (NoC) Architectures A thesis presented to the faculty of the Russ College of Engineering and Technology of Ohio University In partial fulfillment
More informationNOC: Networks on Chip SoC Interconnection Structures
NOC: Networks on Chip SoC Interconnection Structures COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering
More informationLecture 12: Link-state Routing. Lecture 12 Overview. Router Tasks. CSE 123: Computer Networks Chris Kanich. Routing overview
Lecture : Link-state Routing CSE 3: Computer Networks Chris Kanich Lecture Overview Routing overview Intra vs. Inter-domain routing Link-state routing protocols CSE 3 Lecture : Link-state Routing Router
More informationTemporal Redundancy. Yashwant K. Malaiya 10/30/2018 FTC YKM
Temporal Redundancy Yashwant K. Malaiya 1 Murphy s Law Anything that can go wrong, will. (Actually not by Murphy but by Finagle) To every law there is an exception. CS530 laws: Anything that can go wrong,
More informationEnhancement of Feedback Congestion Control Mechanisms by Deploying Active Congestion Control
Enhancement of Feedback Congestion Control Mechanisms by Deploying Active Congestion Control Yoganandhini Janarthanan Aug 30,2001 Committee : Dr.Gary Minden Dr. Joseph Evans Dr.Perry Alexander Introduction
More informationEnergy-efficient fault tolerant technique for deflection routers in two-dimensional mesh Network-on-Chips
IET Computers & Digital Techniques Research Article Energy-efficient fault tolerant technique for deflection routers in two-dimensional mesh Network-on-Chips ISSN 1751-8601 Received on 18th January 2017
More informationData Link Layer: Overview, operations
Data Link Layer: Overview, operations Chapter 3 1 Outlines 1. Data Link Layer Functions. Data Link Services 3. Framing 4. Error Detection/Correction. Flow Control 6. Medium Access 1 1. Data Link Layer
More informationGoal and Outline. Computer Networking. What Do We Need? Today s Story Lecture 3: Packet Switched Networks Peter Steenkiste
Goal and Outline 15-441 15-641 Computer Networking Lecture 3: Packet Switched Networks Peter Steenkiste Fall 2016 www.cs.cmu.edu/~prs/15 441 F16 Goal: gain a basic understanding of how you can build a
More informationLecture 2: Topology - I
ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 2: Topology - I Tushar Krishna Assistant Professor School of Electrical and
More informationDeadlock-free XY-YX router for on-chip interconnection network
LETTER IEICE Electronics Express, Vol.10, No.20, 1 5 Deadlock-free XY-YX router for on-chip interconnection network Yeong Seob Jeong and Seung Eun Lee a) Dept of Electronic Engineering Seoul National Univ
More information