A METHOD FOR GRIDLESS ROUTING OF PRINTED CIRCUIT BOARDS. A. C. Finch, K. J. Mackenzie, G. J. Balsdon, G. Symonds

Size: px
Start display at page:

Download "A METHOD FOR GRIDLESS ROUTING OF PRINTED CIRCUIT BOARDS. A. C. Finch, K. J. Mackenzie, G. J. Balsdon, G. Symonds"

Transcription

1 A METHOD FOR GRIDLESS ROUTING OF PRINTED CIRCUIT BOARDS A C Finch K J Mackenzie G J Basdon G Symonds Raca-Redac Ltd Newtown Tewkesbury Gos Engand ABSTRACT The introduction of fine-ine technoogies to printed circuit board design and manufacture has stretched most previous automatic routing agorithms to the imit A different approach designed specificay to meet the present needs is detaied is not however reasonabe to reduce the grid size down to the order of 1 mi or ess to cope with current deveopments in the fied of printed circuit board manufacture Fine-ine routing requires a different data structure and a different agorithm suitabe for true gridess routing A data structure for gridess routing was suggested by U Lauther (RefB) and this is the basis of the data structure used by the router described here INTRODUCTION A program is described which has as its objectives: To produce an automatic printed circuit board router capabe of competey routing a range of different board types These shoud cover the spectrum from 50 mi gridded technoogy designs through to present day fine-ine technoogy from singe ayer to muti- ayer with pated through or buried vias In particuar the router shoud be abe to route effectivey on boards with surface mounted components The fina product shoud be compatibe with avaiabe CAD systems as we as future deveopments DISCUSSION Most commerciay avaiabe automatic routers are based on agorithms that rey heaviy on the concept of routing grids Their interna data structure or mode of the printed circuit board compements the methods used This is exempified by the ce structures used for the Lee or food type routers (Ref1) As eary CAD systems had gridded basic data structures this caused few probems Gridded modeing becomes difficut to impement successfuy as the routing becomes finer The data size increases by a square aw giving onger set-up and access times The seection of a suitabe grid itsef becomes more difficut as pad and pated through hoe sizes become arger compared to the track widths Some current impementations utiise specia purpose hardware to improve run times by providing a dedicated centra processor and penty of memory to overcome the data size probem (Ref2) It METHOD Before describing the method a definition of some of the terms used is given where these may not have their obvious meanings This is foowed by a brief description of the interna data structures an overa method and a detaied description of the method of routing a singe connection DEFINITIONS OF TERMS USED EDGE An item which can be expanded into an expansion area Edges incude source pads source track segments source vias free edges bocked edges or via site rectanges (figs -3) These items are defined by an encosing rectange a ayer a cost point the cumuative cost of reaching the cost point and a direction or directions in which they shoud be expanded DIRECTION The direction in which an edge may be expanded This may be any one of the directions N S E W NW NE SW SE or a four of the cardina directions FREE EDGE An edge of an expansion rectange forming part of its perimeter that does not abut onto any other obstace Free edges may continue around one corner FIXED EDGE An edge of an expansion rectange forming part of its perimeter that abuts onto a fixed obstace 22nd Design Automation Conference 073&100X/85/0509$ IEEE 509

2 BLOCKED EDGE An edge of an expansion rectange forming part of its perimeter that abuts onto a track segment or via of another net that is onto an unfixed obstace Bocked edges may be formed by merging adjacent free and bocked edges that are individuay too short to produce a ong enough edge to be usabe VIA SITE RECTANGLE An edge of an expansion rectange within or partiay via overapping it which coud hod a vaid FIXED OBSTACLES Obstaces to routing that must not be vioated as they wi not be atered on subsequent passes These incude the board outine or defined routing area pads and user defined fixed track segments and vias UNFIXED OBSTACLES Obstaces to routing that can be vioated if necessary as they may be atered subsequenty on the same or ater passes These are track segments and vias on other nets COST POINT A point associated with an edge used in the computation of the cost It is usuay the cosest point on the current edge to the cost point on the previous edge COST Consists of a basic cost and a notiona target cost The basic cost is a function of the distance traversed between the source point and the current cost poi:nt and additiona costs for using vias and bocked edges The notiona target cost is the owest cost from the current cost point to any target ignoring obstaces but incuding necessary vias NET Consists of component pads track segments and vias that are eectricay common ROUTED SUBNET Consists of a singe pad a singe fixed route segment or via; or two or more of these items competey connected by route segments and vias TARGET ITEM Any item in the net being routed that is not incuded in the current source subnet FIG 1: EXPANSION ABOUT A SOURCE PAD FIG 2:FREE EDGES AND BLOCKED EDGES FROM EXPANSION IN FIG 1 EXPANSION AREA BLOCKED EDGE e--+--d FREE EDGES FIG 3: EXPANSION FROM FREE EDGES IN FIG 2 CONNECTION An impied joining of two routed subnets The router does not have as input a defined frorn-to ist and routes may be found between any two items on routed subnets of the same net MIL One thousandth of an inch 510

3 OVERALL DESCRIPTION subsequent passes as opposed to simpy ignoring the faiures The router is a singe or muti-pass cost-driven mutiayer food and backtrack type router Its major difference to conventiona food type routers being DATA STRUCTURES the fact that it has no defined ce size Each ce or expansion area is as arge as possibe Movement Two main interna data structures are used by this from one area to another is across an edge forming router the obstace data structure being the mode part of the common perimeter or through a possibe of the PC board and the activity array or frontier via site Edges may aso be invaid or bocked edges ist aowing for invaid routes to be found where no vaid one is possibe This is utiised in the muti-pass mode The food part of the routing makes no detaied decisions about track paths merey defining possibe paths in terms of abutting or overapping expansion areas As the areas are aways rectanguar the router coud perhaps be described as a rectange-probe router SINGLE-PASS MODE A simpe fast method of testing the routabiity of a given pacement for a particuar printed circuit board design is necessary At present the ony rea test is to attempt to route it As the pace - test for routabiity process is necessariy iterative the test for routabiity itseif needs to be effective and fast Using a router to do this requires a fast router giving a reasonabe competion rate A simpe singe-pass of the connections through a router that has a mutipass mode shoud give answers that are representative of the fina routing Given a high competion rate the designer has the opportunity to compete the board manuay if he wishes to or pass it to the mutipass router to compete it automaticay Most currenty avaiabe routers eave him no aternative as they have ony a singe-pass mode MULTI-PASS MODE - LEAST INVALID ROUTING The router described here has a muti-pass mode of use This wii continue to attempt to route a board design unti 100% competion is attained then it wi tidy the routing produced reducing the tota ength of tracks number of via hoes and number of track segments and generay finishing with a truy manufacturabe board Obstace Data Structure -the obstace data structure used is a 4-dimensiona binary tree based on one proposed in Ref3 This was described as: 1 trees are defined by the foowing properties: The tree consists of nodes and eaves Each node has exacty two successors the eft son and the right son which may be nodes (subtrees) or eaves 0 A objects segments the router has to dea with (wirevias obstaces ) are stored as rectanges in the eaves 0 Each node contains the circumscribed rectange of the corresponding subtree Each node defines a partitioning of the corresponding subtree according to one of the four coordinate directions 0 For a rectanges R in the right subtree and for a rectanges L in the eft subtree the inequaities R [D] < Z L [D] >=Z hod where D is one of the four directions and Z is the partitioning vaue The coordinate Z is the same as the D component of the circumscribed rectange in the right son and the partitioning direction D is west for the root of the tree south for nodes on the first eve and so on (repeating the directions cycicay) There is a fundamenta difference between the two modes of use that shoud be expained in more detai here The singe-pass mode does not route connections for which it cannot find a vaid path This is common to most automatic routers The muti-pass router however aways finds a path for each connection on each pass; if it cannot find a vaid path it wi return an invaid path that is a path which impinges upon other nets For exampe the singepass router wi route 90% of the connections of a given board with 10% missing; the muti-pass router wi route 85% of the connections vaidv and the remaining 15% with minimum crossovers or spacing vioations Hence the singe-pass mode is simper than the first routing pass of the muti-pass mode and may even produce an apparenty higher competion rate The muti-pass mode uses the resut of the previous pass as the starting point for its next pass It is beieved that east invaid routing is an important key to improving the routing success on The structure used differs sighty from that proposed in that a singe tree is used to hod obstaces on a ayers this simpifies the searching for via sites on muti-ayer designs Additionay the connectivity information is hed in the tree by ringing a items on the same net and on separate rings a items on the same routed subnets This is done so that a the unfixed items on a singe net can easiy be identified for deetion or for marking as targets a non-source items This structure has the advantage that its size is dependent upon the number of obstaces it hods and not the size of individua obstaces or more particuary any defined grid size Activity array - this array is simiar in use to the frontier ist of a cassica food router It contains detais of each edge before and after expansion incuding costs and cost points back pointers and pointers to expansion areas in the obstace data structure 511

4 OVERALL METHOD The singe-pass mode is impemented as a singe pass of the router with east invaid routing disabed The foowing method describes the Imutipass router The overa program structure can be written as: WHILE the number of invaid routes is greater than zero: Order the nets FOR each net in turn: END END END Remove any unfixed track segments and vias from the net and the obstace array WHILE the net is not fuy routed: Seect a routed subnet and mark remaining subnets as targets Route a singe connection (see next section) Add the route found to the obstace data structure The router has two stages; mutipe routing passes and smoothing passes For a passes after the first the nets are ordered by decreasing tota net costs on the previous pass Routing passes terminate when a nets have been routed without conficts or after a user defined maximum number of passes If the routing was competed a user defined number of smoothing passes is done Each pass invoves a ripup and re-route of each net in turn whether it was routed vaidy or invaidy on the previous pass ROUTE A SINGLE CONNECTION 1 Set the current owest route cost to an impossiby high vaue Add each item of the source routed subnet to the activity array as edges to be expanded with zero costs and expansion directions set to a1 directions 2 Expand the next unexpanded item in the activity array with the owest cost Expansion consists of moving one side of the rectange defining the edge in the expansion direction unti an obstace is met If more than one direction is impied the order in which this expansion takes pace is dependent upon the ayer concerned and the size of the edge rectang1e The resut of an expansion is a free expansion rectange about or away from the defined edge This expansion rectange is added to the obstace array as an expansion area If the edge was a bbocked edge it is expanded by finding the free eements of its opposite side and aso the end edges where these are made wide enough if possibe for the current track width and associated spacings This aows a route to be found either crossing a previous route segment or foowing its path These new edges are added to the activity array with costs associated with routing with conficts 3 The expansion area represents an area within which route segments can be paced At this stage no decisions are made as to actua positions for route segments Provided that the area is arger than the current track width and associated spacing in both directions the definition of track segments can be deferred unti the backtrack phase The expansion rectange is then examined for escape edges that is edges from which it can be exited These are free edges target edges and bocked edges around its perimeter and target via sites and via sites within it If vias are aowed in the design the expansion area is examined for possibe via sites that coud be paced to reach target track segments and for possibe via sites to reach other ayers Via sites <are found as via site rectanges which are arge enough to contain ega vias pus their associated spacings Target via site rectanges are constrained such that a via paced anywhere within them wi contact the target track segment The method used is oosey based on a method for finding maximum empty rectanges in a given area given by Ref4 During smoothing passes or for singe-pass routing bocked edges are treated as fixed and hence no routing with conficts is aowed 4 Any target edges are considered for addition to the activity array If the ength of the edge is too short the adjacent areas are examined to determine if it is possibe to reach the edge egay The cost from the previous cost po:int is computed and the cumuative cost found If this cost is ess than or equa to the current owest route cost the item is added and the current owest route cost updated 5 Any free edges are next considered for addition to the activity array For addition the cumuative cost of reaching them pus the notiona cost of reaching the nearest target must be ess than or equa to the current owest route cost and the ength of the edge must be sufficient for the current track width and associated spacing 6 Bocked edges are treated in a simiar manner to free edges except that the computed cost incudes cost penaties for using them These penaties are increased if the bocked edge or part of a merged edge is on a net aready routed this pass rather than on a net remaining from the previous pass 7 Via site rectanges are added to the activity array as edges on a the ayers that they can reach if the cost of reaching them using them pus the notiona cost of reaching the nearest target is ess than or equa to the current owest route cost 8 If there are any edges in the activity array that have a cost ess than the current owest route cost that have not yet been expanded route searching continues from 2 above Otherwise if the current owest route cost is equa to its initia impossiby high vaue no route has been found This coud happen if it is impossibe to find a path because of intervening fixed obstaces For the norma case the current owest route cost is ower than its initia high vaue and a route has been found in terms of abutting or intersecting expansion rectanges and associated escape edges 512

5 9 A backtrack routine is then used to define the actua path from the owest cost target reached through the expansion areas and edges During the routing passes this backtrack process contour foows the perimeters of the expansion areas where possibe in order to maintain the argest free spaces for future route paths The contour foowing keeps the track segments and vias formed one space away from the perimeter of the expansion rectanges During smoothing passes the backtracking is atered to attempt to continue in one direction for as ong as possibe to reduce the number of segments and to aim for the centre of the expansion areas to even out the spacing between tracks The cost parameters are aso adjusted to reduce the number of vias COST FUNCTIONS As the router is cost-driven the definition of and the baance between the various costs used affects the routing success very consideraby The costs currenty used by the router at any given point are a compex function of: Length in the preferred direction for each ayer from the source to the current point Length in the non-preferred direction for each ayer from the source to the current point Via usage Conficts with other nets not yet routed this pass Confict with other nets aheady aid down this pass Notiona cost of reaching the nearest target Competion rate on the previous pass Pass number Some of the above items are reativey straightforward inear functions others are non-inear graphica functions GRIDDING In practice there are severa reasons for constraining the route segments and vias produced to be on grids NC equipment eg photopotters and driing machines used to produce the printed circuit board may be ess accurate than the printed circuit design coordinate resoution Typicay these have accuracies in the order of 01 to 10 mi Manua designers prefer a coarser grid for manipuating route segments on the graphics screen A vaue of 5 mi is considered reasonabe To be compatibe with earier products that have a coarse coordinate resoution typicay 25 mi 4 With muti-ayer board designs in particuar a via grid is often a manufacturing requirement To satisfy these requirements both a route segment grid and a via grid have been incorporated into the router These are user-definabe so that for earier products a coarse grid can be used for new products a much finer grid can be chosen to meet the needs of the photopotter ony for exampe Using a coarse grid has the effect of increasing the run times and/or reducing the competion rates because it is imposing restrictions upon an essentiay free system and does not have the norma advantage of reducing the data structure size requirement IMPLEMENTATION A prototype progam was impemented on a VAX 1 /780 computer running under UNIX and written in C This version was used for eary deveopment of the method and to do initia evauation of cost functions Subsequent deveopment of the production version is argey independent of the hardware and is currenty avaiabe on VAX and APOLLO computers RESULTS Figure 4 shows the routing of a sma conventiona 2- ayer digita board which aows two signa tracks between DIL pads The main characteristics are: Board area 1725 square inches 285 connections 96 nets 20 mi grid Component density 047 square inches/ equivaent 14 pin DIL Running on a VAX 11/750 the singe-pass mode routed 968% of the connections in 13 minutes which compared we with our own VAX-based routers For the muti-pass mode the resuts were: % Vaid No of No of Time Pass Routing Vias Segments Length (Mins) Smoothing Figure 5 shows part of a arger design with mainy surface-mounted components routed on a 125 mi grid to 100% competion CONCLUSIONS The data structure deveoped for this router is amenabe for other purposes than the routing 513

6 method outined above It has been used for other routers in particuar a pattern router for memory area routing Without much ateration it is aso very suitabe for dimensiona checking of a competed ayout The cost functions for the current router contain many variabes and further deveopment of them is expected to pay dividends in competion rates and run times Some specia purpose hardware is under consideration to speed up the operation of the router This invoves the use of parae processing of the obstace data structure and computation of target costs REFERENCES 1 Lee C An Agorithm for Path Connections and its Appications IRE Transactions on Eectronic Computers September 1961 pp Damm E and Gethoffer H Hardware Support For Automatic Routing Proceedings of the 19th Design Automation Conference 1962 pp Lauther U A Data Structure For Gridess Routing Proceedings of the 17th Design Automation Conference 1980 pp Jayakumar V A Data Structure For Interactive Pacement of Rectanguar Objects Proceedings of the 17th Design Automation Conference 1980 pp October 1984 ** re p-:** $ 10 b! II qi 0 T--J I I i 1 T 7 t a I r7 a* 11 - e e? * a - J FIG 4 514

7 FIG 5 I *

DETERMINING INTUITIONISTIC FUZZY DEGREE OF OVERLAPPING OF COMPUTATION AND COMMUNICATION IN PARALLEL APPLICATIONS USING GENERALIZED NETS

DETERMINING INTUITIONISTIC FUZZY DEGREE OF OVERLAPPING OF COMPUTATION AND COMMUNICATION IN PARALLEL APPLICATIONS USING GENERALIZED NETS DETERMINING INTUITIONISTIC FUZZY DEGREE OF OVERLAPPING OF COMPUTATION AND COMMUNICATION IN PARALLEL APPLICATIONS USING GENERALIZED NETS Pave Tchesmedjiev, Peter Vassiev Centre for Biomedica Engineering,

More information

AN EVOLUTIONARY APPROACH TO OPTIMIZATION OF A LAYOUT CHART

AN EVOLUTIONARY APPROACH TO OPTIMIZATION OF A LAYOUT CHART 13 AN EVOLUTIONARY APPROACH TO OPTIMIZATION OF A LAYOUT CHART Eva Vona University of Ostrava, 30th dubna st. 22, Ostrava, Czech Repubic e-mai: Eva.Vona@osu.cz Abstract: This artice presents the use of

More information

Nearest Neighbor Learning

Nearest Neighbor Learning Nearest Neighbor Learning Cassify based on oca simiarity Ranges from simpe nearest neighbor to case-based and anaogica reasoning Use oca information near the current query instance to decide the cassification

More information

THE PERCENTAGE OCCUPANCY HIT OR MISS TRANSFORM

THE PERCENTAGE OCCUPANCY HIT OR MISS TRANSFORM 17th European Signa Processing Conference (EUSIPCO 2009) Gasgow, Scotand, August 24-28, 2009 THE PERCENTAGE OCCUPANCY HIT OR MISS TRANSFORM P. Murray 1, S. Marsha 1, and E.Buinger 2 1 Dept. of Eectronic

More information

A Memory Grouping Method for Sharing Memory BIST Logic

A Memory Grouping Method for Sharing Memory BIST Logic A Memory Grouping Method for Sharing Memory BIST Logic Masahide Miyazai, Tomoazu Yoneda, and Hideo Fuiwara Graduate Schoo of Information Science, Nara Institute of Science and Technoogy (NAIST), 8916-5

More information

RDF Objects 1. Alex Barnell Information Infrastructure Laboratory HP Laboratories Bristol HPL November 27 th, 2002*

RDF Objects 1. Alex Barnell Information Infrastructure Laboratory HP Laboratories Bristol HPL November 27 th, 2002* RDF Objects 1 Aex Barne Information Infrastructure Laboratory HP Laboratories Bristo HPL-2002-315 November 27 th, 2002* E-mai: Andy_Seaborne@hp.hp.com RDF, semantic web, ontoogy, object-oriented datastructures

More information

Lecture outline Graphics and Interaction Scan Converting Polygons and Lines. Inside or outside a polygon? Scan conversion.

Lecture outline Graphics and Interaction Scan Converting Polygons and Lines. Inside or outside a polygon? Scan conversion. Lecture outine 433-324 Graphics and Interaction Scan Converting Poygons and Lines Department of Computer Science and Software Engineering The Introduction Scan conversion Scan-ine agorithm Edge coherence

More information

Endoscopic Motion Compensation of High Speed Videoendoscopy

Endoscopic Motion Compensation of High Speed Videoendoscopy Endoscopic Motion Compensation of High Speed Videoendoscopy Bharath avuri Department of Computer Science and Engineering, University of South Caroina, Coumbia, SC - 901. ravuri@cse.sc.edu Abstract. High

More information

Special Edition Using Microsoft Excel Selecting and Naming Cells and Ranges

Special Edition Using Microsoft Excel Selecting and Naming Cells and Ranges Specia Edition Using Microsoft Exce 2000 - Lesson 3 - Seecting and Naming Ces and.. Page 1 of 8 [Figures are not incuded in this sampe chapter] Specia Edition Using Microsoft Exce 2000-3 - Seecting and

More information

A Comparison of a Second-Order versus a Fourth- Order Laplacian Operator in the Multigrid Algorithm

A Comparison of a Second-Order versus a Fourth- Order Laplacian Operator in the Multigrid Algorithm A Comparison of a Second-Order versus a Fourth- Order Lapacian Operator in the Mutigrid Agorithm Kaushik Datta (kdatta@cs.berkeey.edu Math Project May 9, 003 Abstract In this paper, the mutigrid agorithm

More information

MCSE Training Guide: Windows Architecture and Memory

MCSE Training Guide: Windows Architecture and Memory MCSE Training Guide: Windows 95 -- Ch 2 -- Architecture and Memory Page 1 of 13 MCSE Training Guide: Windows 95-2 - Architecture and Memory This chapter wi hep you prepare for the exam by covering the

More information

Mobile App Recommendation: Maximize the Total App Downloads

Mobile App Recommendation: Maximize the Total App Downloads Mobie App Recommendation: Maximize the Tota App Downoads Zhuohua Chen Schoo of Economics and Management Tsinghua University chenzhh3.12@sem.tsinghua.edu.cn Yinghui (Catherine) Yang Graduate Schoo of Management

More information

l Tree: set of nodes and directed edges l Parent: source node of directed edge l Child: terminal node of directed edge

l Tree: set of nodes and directed edges l Parent: source node of directed edge l Child: terminal node of directed edge Trees & Heaps Week 12 Gaddis: 20 Weiss: 21.1-3 CS 5301 Fa 2016 Ji Seaman 1 Tree: non-recursive definition Tree: set of nodes and directed edges - root: one node is distinguished as the root - Every node

More information

Space-Time Trade-offs.

Space-Time Trade-offs. Space-Time Trade-offs. Chethan Kamath 03.07.2017 1 Motivation An important question in the study of computation is how to best use the registers in a CPU. In most cases, the amount of registers avaiabe

More information

On-Chip CNN Accelerator for Image Super-Resolution

On-Chip CNN Accelerator for Image Super-Resolution On-Chip CNN Acceerator for Image Super-Resoution Jung-Woo Chang and Suk-Ju Kang Dept. of Eectronic Engineering, Sogang University, Seou, South Korea {zwzang91, sjkang}@sogang.ac.kr ABSTRACT To impement

More information

A Fast Block Matching Algorithm Based on the Winner-Update Strategy

A Fast Block Matching Algorithm Based on the Winner-Update Strategy In Proceedings of the Fourth Asian Conference on Computer Vision, Taipei, Taiwan, Jan. 000, Voume, pages 977 98 A Fast Bock Matching Agorithm Based on the Winner-Update Strategy Yong-Sheng Chenyz Yi-Ping

More information

Hour 3: The Network Access Layer Page 1 of 10. Discuss how TCP/IP s Network Access layer relates to the OSI networking model

Hour 3: The Network Access Layer Page 1 of 10. Discuss how TCP/IP s Network Access layer relates to the OSI networking model Hour 3: The Network Access Layer Page 1 of 10 Hour 3: The Network Access Layer At the base of the TCP/IP protoco stack is the Network Access ayer, the coection of services and specifications that provide

More information

Further Concepts in Geometry

Further Concepts in Geometry ppendix F Further oncepts in Geometry F. Exporing ongruence and Simiarity Identifying ongruent Figures Identifying Simiar Figures Reading and Using Definitions ongruent Trianges assifying Trianges Identifying

More information

Arithmetic Coding. Prof. Ja-Ling Wu. Department of Computer Science and Information Engineering National Taiwan University

Arithmetic Coding. Prof. Ja-Ling Wu. Department of Computer Science and Information Engineering National Taiwan University Arithmetic Coding Prof. Ja-Ling Wu Department of Computer Science and Information Engineering Nationa Taiwan University F(X) Shannon-Fano-Eias Coding W..o.g. we can take X={,,,m}. Assume p()>0 for a. The

More information

Further Optimization of the Decoding Method for Shortened Binary Cyclic Fire Code

Further Optimization of the Decoding Method for Shortened Binary Cyclic Fire Code Further Optimization of the Decoding Method for Shortened Binary Cycic Fire Code Ch. Nanda Kishore Heosoft (India) Private Limited 8-2-703, Road No-12 Banjara His, Hyderabad, INDIA Phone: +91-040-3378222

More information

Neural Network Enhancement of the Los Alamos Force Deployment Estimator

Neural Network Enhancement of the Los Alamos Force Deployment Estimator Missouri University of Science and Technoogy Schoars' Mine Eectrica and Computer Engineering Facuty Research & Creative Works Eectrica and Computer Engineering 1-1-1994 Neura Network Enhancement of the

More information

A Local Optimal Method on DSA Guiding Template Assignment with Redundant/Dummy Via Insertion

A Local Optimal Method on DSA Guiding Template Assignment with Redundant/Dummy Via Insertion A Loca Optima Method on DSA Guiding Tempate Assignment with Redundant/Dummy Via Insertion Xingquan Li 1, Bei Yu 2, Jiani Chen 1, Wenxing Zhu 1, 24th Asia and South Pacific Design T h e p i c Automation

More information

Outline. Parallel Numerical Algorithms. Forward Substitution. Triangular Matrices. Solving Triangular Systems. Back Substitution. Parallel Algorithm

Outline. Parallel Numerical Algorithms. Forward Substitution. Triangular Matrices. Solving Triangular Systems. Back Substitution. Parallel Algorithm Outine Parae Numerica Agorithms Chapter 8 Prof. Michae T. Heath Department of Computer Science University of Iinois at Urbana-Champaign CS 554 / CSE 512 1 2 3 4 Trianguar Matrices Michae T. Heath Parae

More information

Providing Hop-by-Hop Authentication and Source Privacy in Wireless Sensor Networks

Providing Hop-by-Hop Authentication and Source Privacy in Wireless Sensor Networks The 31st Annua IEEE Internationa Conference on Computer Communications: Mini-Conference Providing Hop-by-Hop Authentication and Source Privacy in Wireess Sensor Networks Yun Li Jian Li Jian Ren Department

More information

Language Identification for Texts Written in Transliteration

Language Identification for Texts Written in Transliteration Language Identification for Texts Written in Transiteration Andrey Chepovskiy, Sergey Gusev, Margarita Kurbatova Higher Schoo of Economics, Data Anaysis and Artificia Inteigence Department, Pokrovskiy

More information

Fastest-Path Computation

Fastest-Path Computation Fastest-Path Computation DONGHUI ZHANG Coege of Computer & Information Science Northeastern University Synonyms fastest route; driving direction Definition In the United states, ony 9.% of the househods

More information

Real-Time Feature Descriptor Matching via a Multi-Resolution Exhaustive Search Method

Real-Time Feature Descriptor Matching via a Multi-Resolution Exhaustive Search Method 297 Rea-Time Feature escriptor Matching via a Muti-Resoution Ehaustive Search Method Chi-Yi Tsai, An-Hung Tsao, and Chuan-Wei Wang epartment of Eectrica Engineering, Tamang University, New Taipei City,

More information

CSE120 Principles of Operating Systems. Prof Yuanyuan (YY) Zhou Scheduling

CSE120 Principles of Operating Systems. Prof Yuanyuan (YY) Zhou Scheduling CSE120 Principes of Operating Systems Prof Yuanyuan (YY) Zhou Scheduing Announcement Homework 2 due on October 25th Project 1 due on October 26th 2 CSE 120 Scheduing and Deadock Scheduing Overview In discussing

More information

ECEn 528 Prof. Archibald Lab: Dynamic Scheduling Part A: due Nov. 6, 2018 Part B: due Nov. 13, 2018

ECEn 528 Prof. Archibald Lab: Dynamic Scheduling Part A: due Nov. 6, 2018 Part B: due Nov. 13, 2018 ECEn 528 Prof. Archibad Lab: Dynamic Scheduing Part A: due Nov. 6, 2018 Part B: due Nov. 13, 2018 Overview This ab's purpose is to expore issues invoved in the design of out-of-order issue processors.

More information

Priority Queueing for Packets with Two Characteristics

Priority Queueing for Packets with Two Characteristics 1 Priority Queueing for Packets with Two Characteristics Pave Chuprikov, Sergey I. Nikoenko, Aex Davydow, Kiri Kogan Abstract Modern network eements are increasingy required to dea with heterogeneous traffic.

More information

Proceedings of the International Conference on Systolic Arrays, San Diego, California, U.S.A., May 25-27, 1988 AN EFFICIENT ASYNCHRONOUS MULTIPLIER!

Proceedings of the International Conference on Systolic Arrays, San Diego, California, U.S.A., May 25-27, 1988 AN EFFICIENT ASYNCHRONOUS MULTIPLIER! [1,2] have, in theory, revoutionized cryptography. Unfortunatey, athough offer many advantages over conventiona and authentication), such cock synchronization in this appication due to the arge operand

More information

Infinity Connect Web App Customization Guide

Infinity Connect Web App Customization Guide Infinity Connect Web App Customization Guide Contents Introduction 1 Hosting the customized Web App 2 Customizing the appication 3 More information 8 Introduction The Infinity Connect Web App is incuded

More information

Multi-level Shape Recognition based on Wavelet-Transform. Modulus Maxima

Multi-level Shape Recognition based on Wavelet-Transform. Modulus Maxima uti-eve Shape Recognition based on Waveet-Transform oduus axima Faouzi Aaya Cheikh, Azhar Quddus and oncef Gabbouj Tampere University of Technoogy (TUT), Signa Processing aboratory, P.O. Box 553, FIN-33101

More information

Chapter 5 Combinational ATPG

Chapter 5 Combinational ATPG Chapter 5 Combinationa ATPG 2 Outine Introduction to ATPG ATPG for Combinationa Circuits Advanced ATPG Techniques 3 Input and Output of an ATPG ATPG (Automatic Test Pattern Generation) Generate a set of

More information

Sample of a training manual for a software tool

Sample of a training manual for a software tool Sampe of a training manua for a software too We use FogBugz for tracking bugs discovered in RAPPID. I wrote this manua as a training too for instructing the programmers and engineers in the use of FogBugz.

More information

Modeling of Problems of Projection: A Non-countercyclic Approach * Jason Ginsburg Osaka Kyoiku University

Modeling of Problems of Projection: A Non-countercyclic Approach * Jason Ginsburg Osaka Kyoiku University Modeing of Probems of Projection: A Non-countercycic Approach * Jason Ginsburg Osaka Kyoiku University Abstract This paper describes a computationa impementation of the recent Probems of Projection (POP)

More information

Automatic Grouping for Social Networks CS229 Project Report

Automatic Grouping for Social Networks CS229 Project Report Automatic Grouping for Socia Networks CS229 Project Report Xiaoying Tian Ya Le Yangru Fang Abstract Socia networking sites aow users to manuay categorize their friends, but it is aborious to construct

More information

Chapter 3: Introduction to the Flash Workspace

Chapter 3: Introduction to the Flash Workspace Chapter 3: Introduction to the Fash Workspace Page 1 of 10 Chapter 3: Introduction to the Fash Workspace In This Chapter Features and Functionaity of the Timeine Features and Functionaity of the Stage

More information

Solving Large Double Digestion Problems for DNA Restriction Mapping by Using Branch-and-Bound Integer Linear Programming

Solving Large Double Digestion Problems for DNA Restriction Mapping by Using Branch-and-Bound Integer Linear Programming The First Internationa Symposium on Optimization and Systems Bioogy (OSB 07) Beijing, China, August 8 10, 2007 Copyright 2007 ORSC & APORC pp. 267 279 Soving Large Doube Digestion Probems for DNA Restriction

More information

Intro to Programming & C Why Program? 1.2 Computer Systems: Hardware and Software. Why Learn to Program?

Intro to Programming & C Why Program? 1.2 Computer Systems: Hardware and Software. Why Learn to Program? Intro to Programming & C++ Unit 1 Sections 1.1-3 and 2.1-10, 2.12-13, 2.15-17 CS 1428 Spring 2018 Ji Seaman 1.1 Why Program? Computer programmabe machine designed to foow instructions Program a set of

More information

Application of Intelligence Based Genetic Algorithm for Job Sequencing Problem on Parallel Mixed-Model Assembly Line

Application of Intelligence Based Genetic Algorithm for Job Sequencing Problem on Parallel Mixed-Model Assembly Line American J. of Engineering and Appied Sciences 3 (): 5-24, 200 ISSN 94-7020 200 Science Pubications Appication of Inteigence Based Genetic Agorithm for Job Sequencing Probem on Parae Mixed-Mode Assemby

More information

Authorization of a QoS Path based on Generic AAA. Leon Gommans, Cees de Laat, Bas van Oudenaarde, Arie Taal

Authorization of a QoS Path based on Generic AAA. Leon Gommans, Cees de Laat, Bas van Oudenaarde, Arie Taal Abstract Authorization of a QoS Path based on Generic Leon Gommans, Cees de Laat, Bas van Oudenaarde, Arie Taa Advanced Internet Research Group, Department of Computer Science, University of Amsterdam.

More information

MCSE TestPrep SQL Server 6.5 Design & Implementation - 3- Data Definition

MCSE TestPrep SQL Server 6.5 Design & Implementation - 3- Data Definition MCSE TestPrep SQL Server 6.5 Design & Impementation - Data Definition Page 1 of 38 [Figures are not incuded in this sampe chapter] MCSE TestPrep SQL Server 6.5 Design & Impementation - 3- Data Definition

More information

User s Guide. Eaton Bypass Power Module (BPM) For use with the following: Eaton 9155 UPS (8 15 kva)

User s Guide. Eaton Bypass Power Module (BPM) For use with the following: Eaton 9155 UPS (8 15 kva) Eaton Bypass Power Modue (BPM) User s Guide For use with the foowing: Eaton 9155 UPS (8 15 kva) Eaton 9170+ UPS (3 18 kva) Eaton 9PX Spit-Phase UPS (6 10 kva) Specia Symbos The foowing are exampes of symbos

More information

17.3 Surface Area of Pyramids and Cones

17.3 Surface Area of Pyramids and Cones Name Cass Date 17.3 Surface Area of Pyramids and Cones Essentia Question: How is the formua for the atera area of a reguar pyramid simiar to the formua for the atera area of a right cone? Expore G.11.C

More information

Load Balancing by MPLS in Differentiated Services Networks

Load Balancing by MPLS in Differentiated Services Networks Load Baancing by MPLS in Differentiated Services Networks Riikka Susitaiva, Jorma Virtamo, and Samui Aato Networking Laboratory, Hesinki University of Technoogy P.O.Box 3000, FIN-02015 HUT, Finand {riikka.susitaiva,

More information

UnixWare 7 System Administration UnixWare 7 System Configuration

UnixWare 7 System Administration UnixWare 7 System Configuration UnixWare 7 System Administration - CH 3 - UnixWare 7 System Configuration Page 1 of 8 [Figures are not incuded in this sampe chapter] UnixWare 7 System Administration - 3 - UnixWare 7 System Configuration

More information

Timing-Driven Hierarchical Global Routing with Wire-Sizing and Buffer-Insertion for VLSI with Multi-Routing-Layer

Timing-Driven Hierarchical Global Routing with Wire-Sizing and Buffer-Insertion for VLSI with Multi-Routing-Layer Timing-Driven Hierarchica Goba Routing with Wire-Sizing and Buffer-Insertion for VLSI with Muti-Routing-Layer Takahiro DEGUCHI y Tetsushi KOIDE z Shin ichi WAKABAYASHI y yfacuty of Engineering, Hiroshima

More information

Distributed Hierarchical Control for Parallel Processing

Distributed Hierarchical Control for Parallel Processing Distributed Hierarchica Contro for Parae Processing Dror G. Feiteson and Larry Rudoph Hebrew University of Jerusaem T he deveopment of operating systems for parae computers has cosey foowed that for seria

More information

Collaborative Approach to Mitigating ARP Poisoning-based Man-in-the-Middle Attacks

Collaborative Approach to Mitigating ARP Poisoning-based Man-in-the-Middle Attacks Coaborative Approach to Mitigating ARP Poisoning-based Man-in-the-Midde Attacks Seung Yeob Nam a, Sirojiddin Djuraev a, Minho Park b a Department of Information and Communication Engineering, Yeungnam

More information

For Review Only. CFP: Cooperative Fast Protection. Bin Wu, Pin-Han Ho, Kwan L. Yeung, János Tapolcai and Hussein T. Mouftah

For Review Only. CFP: Cooperative Fast Protection. Bin Wu, Pin-Han Ho, Kwan L. Yeung, János Tapolcai and Hussein T. Mouftah Journa of Lightwave Technoogy Page of CFP: Cooperative Fast Protection Bin Wu, Pin-Han Ho, Kwan L. Yeung, János Tapocai and Hussein T. Mouftah Abstract We introduce a nove protection scheme, caed Cooperative

More information

lnput/output (I/O) AND INTERFACING

lnput/output (I/O) AND INTERFACING CHAPTER 7 NPUT/OUTPUT (I/O) AND INTERFACING INTRODUCTION The input/output section, under the contro of the CPU s contro section, aows the computer to communicate with and/or contro other computers, periphera

More information

Revisions for VISRAD

Revisions for VISRAD Revisions for VISRAD 16.0.0 Support has been added for the SLAC MEC target chamber: 4 beams have been added to the Laser System: X-ray beam (fixed in Port P 90-180), 2 movabe Nd:Gass (ong-puse) beams,

More information

file://j:\macmillancomputerpublishing\chapters\in073.html 3/22/01

file://j:\macmillancomputerpublishing\chapters\in073.html 3/22/01 Page 1 of 15 Chapter 9 Chapter 9: Deveoping the Logica Data Mode The information requirements and business rues provide the information to produce the entities, attributes, and reationships in ogica mode.

More information

As Michi Henning and Steve Vinoski showed 1, calling a remote

As Michi Henning and Steve Vinoski showed 1, calling a remote Reducing CORBA Ca Latency by Caching and Prefetching Bernd Brügge and Christoph Vismeier Technische Universität München Method ca atency is a major probem in approaches based on object-oriented middeware

More information

Computer Networks. College of Computing. Copyleft 2003~2018

Computer Networks. College of Computing.   Copyleft 2003~2018 Computer Networks Computer Networks Prof. Lin Weiguo Coege of Computing Copyeft 2003~2018 inwei@cuc.edu.cn http://icourse.cuc.edu.cn/computernetworks/ http://tc.cuc.edu.cn Attention The materias beow are

More information

Dynamic Symbolic Execution of Distributed Concurrent Objects

Dynamic Symbolic Execution of Distributed Concurrent Objects Dynamic Symboic Execution of Distributed Concurrent Objects Andreas Griesmayer 1, Bernhard Aichernig 1,2, Einar Broch Johnsen 3, and Rudof Schatte 1,2 1 Internationa Institute for Software Technoogy, United

More information

Straight-line code (or IPO: Input-Process-Output) If/else & switch. Relational Expressions. Decisions. Sections 4.1-6, , 4.

Straight-line code (or IPO: Input-Process-Output) If/else & switch. Relational Expressions. Decisions. Sections 4.1-6, , 4. If/ese & switch Unit 3 Sections 4.1-6, 4.8-12, 4.14-15 CS 1428 Spring 2018 Ji Seaman Straight-ine code (or IPO: Input-Process-Output) So far a of our programs have foowed this basic format: Input some

More information

Layout Conscious Approach and Bus Architecture Synthesis for Hardware-Software Co-Design of Systems on Chip Optimized for Speed

Layout Conscious Approach and Bus Architecture Synthesis for Hardware-Software Co-Design of Systems on Chip Optimized for Speed Layout Conscious Approach and Bus Architecture Synthesis for Hardware-Software Co-Design of Systems on Chip Optimized for Speed Nattawut Thepayasuwan, Member, IEEE and Aex Doboi, Member, IEEE Abstract

More information

CLOUD RADIO ACCESS NETWORK WITH OPTIMIZED BASE-STATION CACHING

CLOUD RADIO ACCESS NETWORK WITH OPTIMIZED BASE-STATION CACHING CLOUD RADIO ACCESS NETWORK WITH OPTIMIZED BASE-STATION CACHING Binbin Dai and Wei Yu Ya-Feng Liu Department of Eectrica and Computer Engineering University of Toronto, Toronto ON, Canada M5S 3G4 Emais:

More information

LCD Video Controller. LCD Video Controller. Introduction Safety Precautions Indentifying the Components... 5

LCD Video Controller. LCD Video Controller. Introduction Safety Precautions Indentifying the Components... 5 LCD Video Controer LCD Video Controer Introduction... 3 Safety Precautions... 4 Indentifying the Components... 5 Main Board... 5 Main Board ASIC Features... 6 LVDS Transmitter... 8 Backight Inverter...

More information

Avaya Extension to Cellular User Guide Avaya Aura TM Communication Manager Release 5.2.1

Avaya Extension to Cellular User Guide Avaya Aura TM Communication Manager Release 5.2.1 Avaya Extension to Ceuar User Guide Avaya Aura TM Communication Manager Reease 5.2.1 November 2009 2009 Avaya Inc. A Rights Reserved. Notice Whie reasonabe efforts were made to ensure that the information

More information

Intro to Programming & C Why Program? 1.2 Computer Systems: Hardware and Software. Hardware Components Illustrated

Intro to Programming & C Why Program? 1.2 Computer Systems: Hardware and Software. Hardware Components Illustrated Intro to Programming & C++ Unit 1 Sections 1.1-3 and 2.1-10, 2.12-13, 2.15-17 CS 1428 Fa 2017 Ji Seaman 1.1 Why Program? Computer programmabe machine designed to foow instructions Program instructions

More information

Lecture Notes for Chapter 4 Part III. Introduction to Data Mining

Lecture Notes for Chapter 4 Part III. Introduction to Data Mining Data Mining Cassification: Basic Concepts, Decision Trees, and Mode Evauation Lecture Notes for Chapter 4 Part III Introduction to Data Mining by Tan, Steinbach, Kumar Adapted by Qiang Yang (2010) Tan,Steinbach,

More information

H 10 M645 GETTING STA RT E D. Phase One A/S Roskildevej 39 DK-2000 Frederiksberg Denmark Tel Fax

H 10 M645 GETTING STA RT E D. Phase One A/S Roskildevej 39 DK-2000 Frederiksberg Denmark Tel Fax H 10 M645 GETTING STA RT E D Phase One A/S Roskidevej 39 DK-2000 Frederiksberg Denmark Te +45 36 46 01 11 Fax +45 36 46 02 22 Phase One U.S. 24 Woodbine Ave Northport, New York 11768 USA Te +00 631-757-0400

More information

An Exponential Time 2-Approximation Algorithm for Bandwidth

An Exponential Time 2-Approximation Algorithm for Bandwidth An Exponentia Time 2-Approximation Agorithm for Bandwidth Martin Fürer 1, Serge Gaspers 2, Shiva Prasad Kasiviswanathan 3 1 Computer Science and Engineering, Pennsyvania State University, furer@cse.psu.edu

More information

Archive Software with value add services:

Archive Software with value add services: E-Mai Archive Software with vaue add services: Protect your emais from data oss through reasonabe and secure backup features. Increase the productivity of your team by using the integrated search engine

More information

A HIGH PERFORMANCE, LOW LATENCY, LOW POWER AUDIO PROCESSING SYSTEM FOR WIDEBAND SPEECH OVER WIRELESS LINKS

A HIGH PERFORMANCE, LOW LATENCY, LOW POWER AUDIO PROCESSING SYSTEM FOR WIDEBAND SPEECH OVER WIRELESS LINKS A HIGH PERFORMANCE, LOW LATENCY, LOW POWER AUDIO PROCESSING SYSTEM FOR WIDEBAND SPEECH OVER WIRELESS LINKS Etienne Cornu 1, Aain Dufaux 2, and David Hermann 1 1 AMI Semiconductor Canada, 611 Kumpf Drive,

More information

On Finding the Best Partial Multicast Protection Tree under Dual-Homing Architecture

On Finding the Best Partial Multicast Protection Tree under Dual-Homing Architecture On inding the est Partia Muticast Protection Tree under ua-homing rchitecture Mei Yang, Jianping Wang, Xiangtong Qi, Yingtao Jiang epartment of ectrica and omputer ngineering, University of Nevada Las

More information

Incremental Discovery of Object Parts in Video Sequences

Incremental Discovery of Object Parts in Video Sequences Incrementa Discovery of Object Parts in Video Sequences Stéphane Drouin, Patrick Hébert and Marc Parizeau Computer Vision and Systems Laboratory, Department of Eectrica and Computer Engineering Lava University,

More information

Split Restoration with Wavelength Conversion in WDM Networks*

Split Restoration with Wavelength Conversion in WDM Networks* Spit Reoration with aveength Conversion in DM Networks* Yuanqiu Luo and Nirwan Ansari Advanced Networking Laborator Department of Eectrica and Computer Engineering New Jerse Initute of Technoog Universit

More information

Utility-based Camera Assignment in a Video Network: A Game Theoretic Framework

Utility-based Camera Assignment in a Video Network: A Game Theoretic Framework This artice has been accepted for pubication in a future issue of this journa, but has not been fuy edited. Content may change prior to fina pubication. Y.LI AND B.BHANU CAMERA ASSIGNMENT: A GAME-THEORETIC

More information

Self-Control Cyclic Access with Time Division - A MAC Proposal for The HFC System

Self-Control Cyclic Access with Time Division - A MAC Proposal for The HFC System Sef-Contro Cycic Access with Time Division - A MAC Proposa for The HFC System S.M. Jiang, Danny H.K. Tsang, Samue T. Chanson Hong Kong University of Science & Technoogy Cear Water Bay, Kowoon, Hong Kong

More information

Outerjoins, Constraints, Triggers

Outerjoins, Constraints, Triggers Outerjoins, Constraints, Triggers Lecture #13 Autumn, 2001 Fa, 2001, LRX #13 Outerjoins, Constraints, Triggers HUST,Wuhan,China 358 Outerjoin R S = R S with danging tupes padded with nus and incuded in

More information

Chapter Multidimensional Direct Search Method

Chapter Multidimensional Direct Search Method Chapter 09.03 Mutidimensiona Direct Search Method After reading this chapter, you shoud be abe to:. Understand the fundamentas of the mutidimensiona direct search methods. Understand how the coordinate

More information

IBC DOCUMENT PROG007. SA/STA SERIES User's Guide V7.0

IBC DOCUMENT PROG007. SA/STA SERIES User's Guide V7.0 IBC DOCUMENT SA/STA SERIES User's Guide V7.0 Page 2 New Features for Version 7.0 Mutipe Schedues This version of the SA/STA firmware supports mutipe schedues for empoyees. The mutipe schedues are impemented

More information

Telephony Trainers with Discovery Software

Telephony Trainers with Discovery Software Teephony Trainers 58 Series Teephony Trainers with Discovery Software 58-001 Teephony Training System 58-002 Digita Switching System 58-003 Digita Teephony Training System 58-004 Digita Trunk Network System

More information

5940 IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 13, NO. 11, NOVEMBER 2014

5940 IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 13, NO. 11, NOVEMBER 2014 5940 IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 13, NO. 11, NOVEMBER 014 Topoogy-Transparent Scheduing in Mobie Ad Hoc Networks With Mutipe Packet Reception Capabiity Yiming Liu, Member, IEEE,

More information

Special Edition Using Microsoft Office Sharing Documents Within a Workgroup

Special Edition Using Microsoft Office Sharing Documents Within a Workgroup Specia Edition Using Microsoft Office 2000 - Chapter 7 - Sharing Documents Within a.. Page 1 of 8 [Figures are not incuded in this sampe chapter] Specia Edition Using Microsoft Office 2000-7 - Sharing

More information

Extended Node-Arc Formulation for the K-Edge-Disjoint Hop-Constrained Network Design Problem

Extended Node-Arc Formulation for the K-Edge-Disjoint Hop-Constrained Network Design Problem Extended Node-Arc Formuation for the K-Edge-Disjoint Hop-Constrained Network Design Probem Quentin Botton Université cathoique de Louvain, Louvain Schoo of Management, (Begique) botton@poms.uc.ac.be Bernard

More information

A Method for Calculating Term Similarity on Large Document Collections

A Method for Calculating Term Similarity on Large Document Collections $ A Method for Cacuating Term Simiarity on Large Document Coections Wofgang W Bein Schoo of Computer Science University of Nevada Las Vegas, NV 915-019 bein@csunvedu Jeffrey S Coombs and Kazem Taghva Information

More information

DXP Digital Communications System 7: :., ; :., Station User s Guide

DXP Digital Communications System 7: :., ; :., Station User s Guide DXP Digita Communications System 7: :., ; :., Industry-Standard Teephone Station User s Guide This user s guide appies to industry-standard singe-ine teephones such as the mode 2500-** when used with the

More information

OF SCIENTIFIC DATABASES

OF SCIENTIFIC DATABASES CHAR4mCS OF SCIENTIFIC DATABASES Arie Shoshani, Frank Oken, and Harry K.T. Wong Computer Science Research Department University of Caifornia, Lawrence Berkeey Laboratory Berkeey, Caifornia 94720 The purpose

More information

Industrial Process Control Trainers with Discovery software PROCON PROCESS CONTROL TRAINERS

Industrial Process Control Trainers with Discovery software PROCON PROCESS CONTROL TRAINERS SYSTEMS Edition 1 I 38S-1 PROCON PROCESS CONTROL TRAINERS Industria Process Contro Trainers with Discovery software Leve & Fow Contro Temperature Contro Pressure Contro SYSTEMS-1 1 Temperature Rig 38-600

More information

Functions. 6.1 Modular Programming. 6.2 Defining and Calling Functions. Gaddis: 6.1-5,7-10,13,15-16 and 7.7

Functions. 6.1 Modular Programming. 6.2 Defining and Calling Functions. Gaddis: 6.1-5,7-10,13,15-16 and 7.7 Functions Unit 6 Gaddis: 6.1-5,7-10,13,15-16 and 7.7 CS 1428 Spring 2018 Ji Seaman 6.1 Moduar Programming Moduar programming: breaking a program up into smaer, manageabe components (modues) Function: a

More information

TSR: Topology Reduction from Tree to Star Data Grids

TSR: Topology Reduction from Tree to Star Data Grids 03 Seventh Internationa Conference on Innovative Mobie and Internet Services in biquitous Computing TSR: Topoogy Reduction from Tree to Star Data Grids Ming-Chang Lee #, Fang-Yie Leu *, Ying-ping Chen

More information

FOR SERVICE TECHNICIAN S USE ONLY

FOR SERVICE TECHNICIAN S USE ONLY W10600683C Assemby: W10611974 FOR SERVICE TECHNICIAN S USE ONLY NOTE: This sheet contains important Technica Service Data. Tech Sheet Do Not Remove Or Destroy DANGER Eectrica Shock Hazard Ony authorized

More information

ACTIVE LEARNING ON WEIGHTED GRAPHS USING ADAPTIVE AND NON-ADAPTIVE APPROACHES. Eyal En Gad, Akshay Gadde, A. Salman Avestimehr and Antonio Ortega

ACTIVE LEARNING ON WEIGHTED GRAPHS USING ADAPTIVE AND NON-ADAPTIVE APPROACHES. Eyal En Gad, Akshay Gadde, A. Salman Avestimehr and Antonio Ortega ACTIVE LEARNING ON WEIGHTED GRAPHS USING ADAPTIVE AND NON-ADAPTIVE APPROACHES Eya En Gad, Akshay Gadde, A. Saman Avestimehr and Antonio Ortega Department of Eectrica Engineering University of Southern

More information

PHASE retrieval has been an active research topic for decades [1], [2]. The underlying goal is to estimate an unknown

PHASE retrieval has been an active research topic for decades [1], [2]. The underlying goal is to estimate an unknown DOLPHIn Dictionary Learning for Phase Retrieva Andreas M. Timann, Yonina C. Edar, Feow, IEEE, and Juien Maira, Member, IEEE arxiv:60.063v [math.oc] 3 Aug 06 Abstract We propose a new agorithm to earn a

More information

Delay Budget Partitioning to Maximize Network Resource Usage Efficiency

Delay Budget Partitioning to Maximize Network Resource Usage Efficiency Deay Budget Partitioning to Maximize Network Resource Usage Efficiency Kartik Gopaan Tzi-cker Chiueh Yow-Jian Lin Forida State University Stony Brook University Tecordia Technoogies kartik@cs.fsu.edu chiueh@cs.sunysb.edu

More information

Windows NT, Terminal Server and Citrix MetaFrame Terminal Server Architecture

Windows NT, Terminal Server and Citrix MetaFrame Terminal Server Architecture Windows NT, Termina Server and Citrix MetaFrame - CH 3 - Termina Server Architect.. Page 1 of 13 [Figures are not incuded in this sampe chapter] Windows NT, Termina Server and Citrix MetaFrame - 3 - Termina

More information

(0,l) (0,0) (l,0) (l,l)

(0,l) (0,0) (l,0) (l,l) Parae Domain Decomposition and Load Baancing Using Space-Fiing Curves Srinivas Auru Fatih E. Sevigen Dept. of CS Schoo of EECS New Mexico State University Syracuse University Las Cruces, NM 88003-8001

More information

Service Chain (SC) Mapping with Multiple SC Instances in a Wide Area Network

Service Chain (SC) Mapping with Multiple SC Instances in a Wide Area Network Service Chain (SC) Mapping with Mutipe SC Instances in a Wide Area Network This is a preprint eectronic version of the artice submitted to IEEE GobeCom 2017 Abhishek Gupta, Brigitte Jaumard, Massimo Tornatore,

More information

Introduction to OpenMP

Introduction to OpenMP MPSoC Architectures OpenMP Aberto Bosio, Associate Professor UM Microeectronic Departement bosio@irmm.fr Introduction to OpenMP What is OpenMP? Open specification for Muti-Processing Standard API for defining

More information

BGP ingress-to-egress route configuration in a capacityconstrained Asia-Pacific Conference On Communications, 2005, v. 2005, p.

BGP ingress-to-egress route configuration in a capacityconstrained Asia-Pacific Conference On Communications, 2005, v. 2005, p. Tite BGP -to- route configuration in a capacityconstrained AS Author(s) Chim, TW; Yeung, KL; Lu KS Citation 2005 Asia-Pacific Conference On Communications, 2005, v. 2005, p. 386-390 Issued Date 2005 URL

More information

Complex Human Activity Searching in a Video Employing Negative Space Analysis

Complex Human Activity Searching in a Video Employing Negative Space Analysis Compex Human Activity Searching in a Video Empoying Negative Space Anaysis Shah Atiqur Rahman, Siu-Yeung Cho, M.K.H. Leung 3, Schoo of Computer Engineering, Nanyang Technoogica University, Singapore 639798

More information

Building a multi-pb Object Database for the LHC

Building a multi-pb Object Database for the LHC Buiding a muti-pb Database for the LHC Buiding a muti-pb Object Database for the LHC The RD45 Project Jamie Shiers Appication Software and Databases Group Information Technoogy Division Buiding a muti-pb

More information

Tutorial 3 Concepts for A1

Tutorial 3 Concepts for A1 CPSC 231 Introduction to Computer Science for Computer Science Majors I Tutoria 3 Concepts for A1 DANNY FISHER dgfisher@ucagary.ca September 23, 2014 Agenda script command more detais Submitting using

More information

Hiding secrete data in compressed images using histogram analysis

Hiding secrete data in compressed images using histogram analysis University of Woongong Research Onine University of Woongong in Dubai - Papers University of Woongong in Dubai 2 iding secrete data in compressed images using histogram anaysis Farhad Keissarian University

More information

Teaching CS1 with Karel the Robot in Java

Teaching CS1 with Karel the Robot in Java Teaching CS1 with Kare the Robot in Java Byron Weber Becker Department of Computer Science University of Wateroo Wateroo, Ontario, Canada N2L 3G1 bwbecker@uwateroo.ca Abstract Most current Java textbooks

More information