Developing DSP56364 Software Using the DSP56362 EVM
|
|
|
- Lynette Daniela Powers
- 5 years ago
- Views:
Transcription
1 AN1810/D Rev. O, 8/99 Developing DSP56364 Software Using the DSP56362 EVM by Miguel Moreno This application note is intended for programmers that wish to develop DSP56364 software on a DSP56362EVM. The DSP56362EVM can be used to develop both DSP56364 based solutions and custom mask codes. This application note addresses the many functions, I/O, and memory map differences to ease the development of DSP56364 software. This document summarizes from several existing documents including the DSP56362 User s Manual (DSP56362UM/D), the DSP56364 User s Manual (DSP56364UM/D), and the Family Manual (DSP56300FM/AD). For a complete understanding of how to design your DSP56364 software on a DSP56362EVM please refer to the docements listed above. 1 Key Points DO NOT USE the 3X Timers, DAX (SP/DIF), HDI08 (unless for GPIO emulation) on the DSP DO NOT USE the DSP56362 pins that don t exist on the DSP DO NOT USE external data bus pins DO NOT USE memory on the DSP56362 that cannot be supported on the DSP t Motorola, Inc., All rights reserved.
2 Hardware Peripheral Differences nc. 2 Hardware Peripheral Differences The DSP56362 has many peripherals that should not be used when developing DSP56364 software. In Figure 1., we have highlighted the peripherals that should not be accessed on a DSP56362 because they do not exist on a DSP MEMORY EXPANSION AREA TRIPLE TIMER DAX (SPDIF Tx.) INTERFAC ADDRESS GENERATION SIX CHANNELS INTERNA L DATA BUS PLL CLOCK GENERAT EXTAL CLKOUT RESET PINIT/NMI HOST INTERFACE PIO_EB PROG INTERRUPT CONTROLLE ESAI INTER- FACE PERIPHERAL EXPANSION AREA 24-BIT DSP56300 CORE PROG DECODE CONTROLL SHI INTERFACE MODA/IRQA MODB/IRQB MODC/IRQC MODD/IRQD PROG ADDRESS GENERATO PROG /INSTR. CACHE 3K x 24 PROG 30K x 24 Bootstrap PM_EB YAB XAB PAB DAB DDB YDB XDB PDB GDB X MEMORY 5.5K X 24 6K x 24 XM_EB DATA ALU 24X BIT MAC TWO 56-BIT ACCUMULATORS BARREL SHIFTER Y MEMORY 5.5K X 24 6K x 24 YM_EB 24 BITS BUS ADDRESS BUS D & S BUS INTERFACE & EXTERNA L DATA BUS SWITCH POWER MNGMN JTAG OnCE ADDRESS CONTROL 24 DATA 6 Indicates not to be used. Figure 1. DSP56362 and DSP56364 Differences Diagram. Triple Timers and DAX (SP/DIF) are core peripherals that should not be addressed. Other peripherals on the DSP56362 can be used to emulate the features of the DSP For example, the DSP56362 HDI08 can be used to emulate the DSP56364 GPIO. 2 Developing DSP56364 Software Using the DSP56362 EVM
3 nc. Hardware Peripheral Differences 2.1 Emulating the DSP56364 GPIO on a DSP56362EVM Users can emulate the GPIO peripheral of the DSP56364 using the HDI08 Host Interface peripheral of the DSP To convert the HDI08 interface to GPIO, set the HPCR 16-bit read/write control register on the DSP The Host port control register on the (HPCR)(X:C4) on the DSP56362 can be set to many different formats, please refer to Section in the DSP56362 User s Manual. To configure the HDI08 for input or output, set the Host Data Direction Register (HDDR) (X: C8) on the DSP56362 (section DSP56362 user s manual). In addition, the Host Data Register (HDR) (X: C9) holds the GPIO data value (section DSP56362 user s manual). When emulating the DSP56364 GPIO on a DSP56362 EVM remember to only use the four least significant bits of the GPIO since this is the limitation of DSP56364 GPIO. Slight modifications of the software developed on the DSP56362 emulated GPIO will be needed when using DSP56364 hardware, please note the following register differences. Refer to Section in the DSP56362 User s Manual for additional information on the configuration of the HDI08 Host Port Control Register and Section 5 in the DSP56364 User s manual. The following section will explain the differences in I/O on core peripherals. 2.2 I/O Pin Differences When creating software for the DSP56364, be aware of the extra I/Os and I/O differences on the DSP56362EVM PLL- Do not use the following: DSP56364 DSP56362 GPIO Control Register PCRB X:CF HPCR (X: C4) GPIO Direction Register PRRB X:CE HDDR (X: C8) Data Register PDRB X:CD HDR (X: C9) CLKOUT Signal Name Output Type Program interrupt controller - Do not access the following: Signal Name Type MODC/IRQC Input JTAG - Do not access the following: Signal Name Type TRST DE Input input/output Developing DSP56364 Software Using the DSP56362 EVM 3
4 DATA BUS SWITCH nc. 3 DATA BUS SWITCH For external memory access, the DSP56364 uses an eight-bit data bus instead of the 24-bit data bus on the DSP Use only the lowest eight significant bits of the 24 bit data bus to properly represent a DSP56364 data bus (DATA0-7). 3.1 D/S Bus Interface & I-Cache Control - Do not use the following: Signal Name Type AA2-AA3 RAS2-RAS3 BR BG BB Output Output Output Output input/output Further information on the Signal/Connection Descriptions can be found in Section 2 of the DSP56364 User s Manual and the DSP56362 User s Manual. 4 Software Memory Map Differences When programming for a DSP56364, pay careful attention to the memory map differences of the DSP The DSP56362 memory is a superset of the DSP56364 memory, so when developing your software, you should be aware of the boundaries of the DSP56364 memory map. Use the following DSP56364 memory map as a guideline for your development. The DSP56362 memory map has also been included for reference. 4 Developing DSP56364 Software Using the DSP56362 EVM
5 nc. Software Memory Map Differences 4.1 DSP56364 Memory Maps PROG $FF3000 8K 80 I/O 80 I/O $FF1000 $FF00C0 BOOT $ $FF3000 $FF1000 $FF00C0 0.5K PROG 8K BOOT $ K $ Figure 2. DSP56364 Memory Maps for MS=0, SC=0 80 I/O K I/O $ K $ K $ K Figure 3. DSP56364 Memory Maps for MS=1, SC=0 Developing DSP56364 Software Using the DSP56362 EVM 5
6 Software Memory Map Differences nc. PROG I/O I/O $0600 $ K PROG $0400 1K Figure 4. DSP56364 Memory Maps for MS=0, SC=1 I/O 1.5K I/O $ K $0400 1K $ K Figure 5. DSP56364 Memory Maps for MS=1, SC=1 6 Developing DSP56364 Software Using the DSP56362 EVM
7 nc. Software Memory Map Differences. Table 1. DSP56364 On-chip Memory Locations BIT SETTINGS MEMORY LOCATIONS MS SC PROG 0 X -$0001FF -$0003FF -$0005FF 1 X -$0004FF -$0003FF -$0002FF BIT SETTINGS 4.2 DSP56362 Memory Maps $FF8800 $FF1000 $FF00C0 Table 2. DSP56364 On-chip Memory Locations MEMORY LOCATIONS MS SC PROG BOOT X 0 $FF1000-$FF2FFF -$FF00BF X 1 no access no access PROG 30K BOOT 80 I/O 6K 80 I/O 6K $ INT. $ INT. $000C00 3K 5.5K 5.5K Figure 6. DSP56362 Memory Maps CE=0, MS=0, SC=0 Developing DSP56364 Software Using the DSP56362 EVM 7
8 Software Memory Map Differences nc. PROG $FF K 80 I/O 80 I/O $FF1000 $FF00C0 $ $FF8800 $FF1000 $FF00C0 BOOT 5K $ K INT. 5.5K $000E00 Figure 7. DSP56362 Memory Maps CE=0, MS=1, SC=0 PROG 30K BOOT 80 $ I/O 6K INT. 80 $ K INT. 3.5K I/O 6K INT. $000B00 $ K I-CACHE 2K INT. 5.5K 5.5K Figure 8. DSP56362 Memory Maps for CE=1, MS=0, SC=0 8 Developing DSP56364 Software Using the DSP56362 EVM
9 nc. Software Memory Map Differences PROG I/O I/O $3800 $3800 6K 6K $0C00 $1400 3K $2000 $1600 INT. 5.5K $2000 $1600 Figure 9. DSP56362 Memory Maps for CE=0, MS=0, SC=1 PROG $3800 $2000 $1600 I/O 6K INT. $3800 $2000 $0E00 INT. 5.5K I/O 6K INT. 5K 5.5K 3.5K Figure 10. DSP56362 Memory Maps for CE=0, MS=1, SC=1 Developing DSP56364 Software Using the DSP56362 EVM 9
10 Software Memory Map Differences nc.. Table 3. DSP56362 Memory Locations Bit Settings Memory Locations CE MS SC Program Instruction Cache X Data Y Data $0BFF $15FF $15FF $07FF $0800-$0BFF $15FF $15FF $13FF $15FF $0DFF $0FFF $1000-$13FF $15FF $0DFF $0BFF $15FF -$15FF $07FF $0800-$0BFF $15FF -$15FF $13FF $15FF -$0DFF $0FFF $1000-$13FF $15FF -$0DFF Bit Settings Table 4. DSP56362 On-Chip Memory Locations Memory Locations CE MS SC Program Bootstrap X Data Y Data $FF1000 $FF87FF $FF1000 $FF87FF $FF1000 $FF87FF $FF1000 $FF87FF $FF00BF $FF00BF $FF00BF $FF00BF $2000 $37FF $2000 $37FF $2000 $37FF $2000 $37FF $2000 $37FF $2000 $37FF $2000 $37FF $2000 $37FF For further reference on memory configurations of the DSP56364 please refer to the DSP56364 User s Manual (DSP56364UM/D) section Developing DSP56364 Software Using the DSP56362 EVM
Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR
MOTOROLA SEMICONDUCTOR PRODUCT BRIEF Order this document by: DSP56309PB/D, Rev 0 DSP56309 Advance Information 24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR The DSP56309 is a member of the DSP56300 core
Tutorial Introduction
Tutorial Introduction PURPOSE: This tutorial describes the key features of the DSP56300 family of processors. OBJECTIVES: Describe the main features of the DSP 24-bit core. Identify the features and functions
Freescale Semiconductor, I
nc. Technical Data DSP56362/D Rev. 3, 02/2004 24-Bit Audio Digital Signal Processor Motorola designed the DSP56362 to support digital audio applications requiring digital audio compression and decompression,
Freescale Semiconductor, I PROGRAM. RAM /INSTR. CACHE 3K x 24 SHI INTER- FACE PROGRAM. ROM 40K x 24 Bootstrap PM_EB YAB XAB PAB DAB
nc. MOTOROLA SEMICONDUCTOR DATA SHEET Data Sheet 24-Bit Audio Digital Signal Processor Order this document by: DSP56367/D Rev 0.1 01/02 DSP56367 This document briefly descibes the DSP56367 24-bit digital
Freescale Semiconductor, I SECTION 6 PROGRAM CONTROL UNIT
nc. SECTION 6 PROGRAM CONTROL UNIT This section describes the hardware of the program control unit and concludes with a description of the programming model. The instruction pipeline description is also
DSP56309 USER S MANUAL
DSP56309 USER S MANUAL DSP56309UM Rev. 1, December 2005 How to Reach Us: Home Page: www.freescale.com E-mail: support@freescale.com USA/Europe or Locations not listed: Freescale Semiconductor Technical
SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES
SECTION 5 ADDRESS GENERATION UNIT AND ADDRESSING MODES This section contains three major subsections. The first subsection describes the hardware architecture of the address generation unit (AGU); the
MEMORY, OPERATING MODES, AND INTERRUPTS
SECTION 3, OPERATING MODES, AND INTERRUPTS MOTOROLA 3-1 Paragraph Number SECTION CONTENTS Section Page Number 3.1 INTRODUCTION................................ 3-3 3.2 DSP56003/005 OPERATING MODE REGISTER
SECTION 5 PROGRAM CONTROL UNIT
SECTION 5 PROGRAM CONTROL UNIT MOTOROLA PROGRAM CONTROL UNIT 5-1 SECTION CONTENTS SECTION 5.1 PROGRAM CONTROL UNIT... 3 SECTION 5.2 OVERVIEW... 3 SECTION 5.3 PROGRAM CONTROL UNIT (PCU) ARCHITECTURE...
Differences Between the DSP56301, DSP56311, and DSP56321
Freescale Semiconductor Engineering Bulletin Document Number: EB724 Rev. 0, 11/2009 Differences Between the DSP56301, DSP56311, and DSP56321 This engineering bulletin discusses the differences between
SRAM SRAM SRAM SCLK khz
MOTOROLA nc. SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The DSP56603 Evaluation Module () is designed as a low-cost platform for developing real-time
DSP Advance Information. Freescale Semiconductor, I SEMICONDUCTOR TECHNICAL DATA 16-BIT DIGITAL SIGNAL PROCESSOR
MOTOROLA nc. SEMICONDUCTOR TECHNICAL DATA Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR Order this document by: DSP56603/D DSP56603 The DSP56603 is designed specifically for low-power digital cellular
Processors, FPGAs, and ASICs
Processors, FPGAs, and ASICs p. 1/? Processors, FPGAs, and ASICs CSEE W4840 Prof. Stephen A. Edwards Columbia University Processors, FPGAs, and ASICs p. 2/? Spectrum of IC choices Full Custom You choose
MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR TECHNICAL DATA Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR Order this document by: DSP566
MOTOROLA nc. SEMICONDUCTOR TECHNICAL DATA Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR Order this document by: /D The is a ROM-based 16-bit fixed-point CMOS Digital Signal Processor (DSP) designed
SRAM SRAM SRAM. Data Bus EXTAL ESSI KHz MHz. In Headphone CS MHz. Figure 1 DSP56302EVM Functional Block Diagram
MOTOROLA SEMICONDUCTOR PRODUCT INFORMATION Advance Information Evaluation Module Order this document by: P/D The Evaluation Module () is designed as a low-cost platform for developing real-time software
Processors, FPGAs, and ASICs
Processors, FPGAs, and ASICs Stephen A. Edwards Columbia University Spring 2012 Spectrum of IC choices Flexible, efficient Full Custom You choose Polygons (Intel) ASIC Gate Array Circuit (Sony) Wires FPGA
Processors, FPGAs, and ASICs
Processors, FPGAs, and ASICs Prof. Stephen A. Edwards sedwards@cs.columbia.edu Columbia University Spring 2011 Processors, FPGAs, and ASICs p. Spectrum of IC choices Full Custom You choose polygons (Intel)
PROGRAM CONTROL UNIT (PCU)
nc. SECTION 5 PROGRAM CONTROL UNIT (PCU) MOTOROLA PROGRAM CONTROL UNIT (PCU) 5-1 nc. SECTION CONTENTS 5.1 INTRODUCTION........................................ 5-3 5.2 PROGRAM COUNTER (PC)...............................
DSP Bit Audio Digital Signal Processor
Freescale Semiconductor Data Sheet: Technical Data Document Number: DSP56366 Rev. 3.1, 1/2007 DSP56366 24-Bit Audio Digital Signal Processor 1 Overview The DSP56366 supports digital audio applicatio requiring
Technical Data Advance Information
Technical Data Advance Information DSP56L307/D Rev. 2, 7/2002 24-Bit Digital Signal Processor 3 16 6 6 Memory Expaion Area The DSP56L307 is intended for applicatio requiring a large amount of on-chip memory,
Chapter 1 Introduction
Chapter 1 Introduction The Motorola DSP56300 family of digital signal processors uses a programmable, 24-bit, fixed-point core. This core is a high-performance, single-clock-cycle-per-instruction engine
DSP56002 PIN DESCRIPTIONS
nc. SECTION 2 DSP56002 PIN DESCRIPTIONS MOTOROLA 2-1 nc. SECTION CONTENTS 2.1 INTRODUCTION............................................. 2-3 2.2 SIGNAL DESCRIPTIONS......................................
Memory Expansion Area. X Data RAM bits (default) XM_EB. Y Data RAM. bits (default) YM_EB PM_EB YAB XAB PAB DAB. 24-Bit DSP56300 Core
Freescale Semiconductor Technical Data Advance Information DSP56309 Rev. 7, 2/2005 DSP56309 24-Bit Digital Signal Processor EXTAL XTAL RESET PINIT/NMI Triple Timer Internal Data Bus Switch Clock Generator
Memory Expansion Area. Y Data RAM. X Data RAM bits (Default) Program. RAM bits (Default) bits (Default) XAB PAB DAB
Freescale Semiconductor Technical Data DSP56301 Rev. 10, 7/2006 DSP56301 24-Bit Digital Signal Processor EXTAL XTAL RESET PINIT/NMI Triple Timer Address Generator Unit Six-Channel DMA Unit Internal Data
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR
MOTOROLA nc. SEMICONDUCTOR TECHNICAL DATA Order this document by: DSP96002/D, Rev. 2 DSP96002 32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT PROCESSOR The DSP96002 is designed to support intensive graphic
Chapter 9 External Memory Interface (Port A)
Chapter 9 External Memory Interface (Port A) The external memory expansion port, Port A, can be used either for memory expansion or for memory-mapped I/O. External memory is easily and quickly retrieved
SECTION 4 I/O INTERFACE
nc. SECTION 4 I/O INTERFACE MOTOROLA 4-1 nc. SECTION CONTENTS 4.1 INTRODUCTION.............................................. 4-3 4.2.......................... 4-3 4-2 I/O INTERFACE MOTOROLA nc. INTRODUCTION
SECTION 4 EXTERNAL MEMORY INTERFACE
nc. SECTION 4 EXTERNAL MEMORY INTERFACE MOTOROLA DSP56004 User s Manual 4-1 External Memory Interface nc. 4.1 INTRODUCTION.................................. 4-3 4.2 EMI PROGRAMMING MODEL.......................
SECTION 11 JTAG PORT
nc. SECTION JTAG PORT MOTOROLA DSP5662 User s Manual - nc.. INTRODUCTION....................................-3.2 JTAG PINS........................................-5.3 TAP CONTROLLER.................................-6.4
Introduction ADSP-2100 FAMILY OF PROCESSORS
Introduction 1 1.1 OVERVIEW This book presents a compilation of routines for a variety of common digital signal processing applications based on the ADSP-2100 DSP microprocessor family. These routines
Interfacing Flash Memory with the DSP56300 Family of Digital Signal Processors
Freescale Semiconductor Application Note APR26 Rev. 1, 10/2005 Interfacing Flash Memory with the DSP56300 Family of Digital Signal Processors by Phil Brewer This application note describes how to interface
Memory Expansion Area. Program. X Data RAM 80 K 24 bits. Y Data RAM. and. Instruction Cache bits YAB XAB PAB DAB. 24-Bit DSP56300 Core
Freescale Semiconductor Technical Data DSP56321 Rev. 11, 2/2005 DSP56321 24-Bit Digital Signal Processor 3 SCI EXTAL XTAL RESET PINIT/NMI Address Generation Unit Six Channel DMA Unit Bootstrap ROM Internal
Chapter 7 Debugging Support
Chapter 7 Debugging Support The DSP563 modules and features for debugging applications during system development are as follows: JTAG Test Access Port (TAP): Provides the TAP and Boundary Scan functionality
DSP Microcomputer ADSP-2192M
a ADSP-2192M DUAL CORE DSP FEATURES 320 MIPS ADSP-219x DSP in a 144-Lead LQFP Package with PCI, USB, Sub-ISA, and CardBus Interfaces 3.3 V/5.0 V PCI 2.2 Compliant 33 MHz/32-bit Interface with Bus Mastering
SECTION 2 SIGNAL DESCRIPTION
SECTION 2 SIGNAL DESCRIPTION 2.1 INTRODUCTION Figure 2-1 displays the block diagram of the MCF5206 along with the signal interface. This section describes the MCF5206 input and output signals. The descriptions
DSP56852UM/D Rev. 2.0 Addendum
nc. DSP56852UMAD/D Rev. 4.0, 10/2003 DSP56852UMAD/D DSP56852UM/D Rev. 2.0 Addendum This addendum supplements, and should be used in conjunction with, the DSP56852 User s Manual, Rev. 2.0 (order number
MICROPROCESSOR TECHNOLOGY
MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 13 Ch.6 The 80186, 80188, and 80286 Microprocessors 21-Apr-15 1 Chapter Objectives Describe the hardware and software enhancements
DIGITAL SIGNAL PROCESSOR FAMILY MANUAL
nc. DSP56100 16-BIT DIGITAL SIGNAL PROCESSOR FAMILY MANUAL Motorola, Inc. Semiconductor Products Sector DSP Division 6501 William Cannon Drive, West Austin, Texas 78735-8598 nc. Order this document by
Ellery A. Blood September DSP56303EVM - M68HC11EVBU HI08 Interface
Ellery A. Blood September 1999 DSP56303EVM - M68HC11EVBU HI08 Interface Index Index...1 Introduction...2 Basic (glueless) Configuration... 3 Full Address Decoding Configuration...5 Transferring Data...5
ADSP-2100A DSP microprocessor with off-chip Harvard architecture. ADSP-2101 DSP microcomputer with on-chip program and data memory
Introduction. OVERVIEW This book is the second volume of digital signal processing applications based on the ADSP-00 DSP microprocessor family. It contains a compilation of routines for a variety of common
ATmega128. Introduction
ATmega128 Introduction AVR Microcontroller 8-bit microcontroller released in 1997 by Atmel which was founded in 1984. The AVR architecture was conceived by two students (Alf-Egil Bogen, Vergard-Wollen)
AN1298. Variations in the Motorola MC68HC(7)05Cx Family By Joanne Field CSIC Applications. Introduction
Order this document by /D Variations in the Motorola MC68HC(7)05Cx Family By Joanne Field CSIC Applications East Kilbride, Scotland Introduction The Freescale MC68HC05 C Family of 8-bit microcontrollers
Symphony SoundBite Reference Manual
Symphony SoundBite Reference Manual Document Number: SNDBITERM Rev. 2.0 09/2008 Contents Section 1, Introduction page 2 Section 2, Functional Blocks page 3 Section 3, Configuration and Connections page
Blackfin ADSP-BF533 External Bus Interface Unit (EBIU)
The World Leader in High Performance Signal Processing Solutions Blackfin ADSP-BF533 External Bus Interface Unit (EBIU) Support Email: china.dsp@analog.com ADSP-BF533 Block Diagram Core Timer 64 L1 Instruction
TMS320C620x/C670x DSP Boot Modes and Configuration Reference Guide
TMS320C620x/C670x DSP Reference Guide Literature Number: July 2003 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,
Symphony TM DSP56720 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56720PB Rev. 1, 12/2007 Symphony TM DSP56720 Multi-Core Audio Processor Product Brief The Symphony TM DSP56720 Multi-Core Audio Processor is part
Functional Differences Between DSP56302 and DSP56309 (formerly DSP56302A)
Freescale Semiconductor Engineering Bulletin EB346 Rev. 3, 10/2005 Functional Differences Between DSP56302 and DSP56309 (formerly DSP56302A) To meet the increasing demands for higher performance and lower
ADDRESS GENERATION UNIT (AGU)
nc. SECTION 4 ADDRESS GENERATION UNIT (AGU) MOTOROLA ADDRESS GENERATION UNIT (AGU) 4-1 nc. SECTION CONTENTS 4.1 INTRODUCTION........................................ 4-3 4.2 ADDRESS REGISTER FILE (Rn)............................
Symphony TM DSP56725 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56725PB Rev. 0, 06/2008 Symphony TM DSP56725 Multi-Core Audio Processor Product Brief The Symphony DSP56725 Multi-Core Audio Processor is part
ARM ARCHITECTURE. Contents at a glance:
UNIT-III ARM ARCHITECTURE Contents at a glance: RISC Design Philosophy ARM Design Philosophy Registers Current Program Status Register(CPSR) Instruction Pipeline Interrupts and Vector Table Architecture
56F8366/56F8166. Data Sheet Preliminary Technical Data. 56F bit Digital Signal Controllers. freescale.com. MC56F8366 Rev.
56F8366/56F866 Data Sheet Technical Data 56F8300 6-bit Digital Signal Controllers MC56F8366 Rev. 7 /2009 freescale.com Document Revision History Version History Description of Change Rev 0 Rev.0 Rev 2.0
This section discusses resources available from Analog Devices to help you develop applications using ADSP Family digital signal processors.
Introduction This applications handbook is intended to help you get a quick start in developing DSP applications with ADSP-2000 Family digital signal processors. This chapter includes a summary of available
CHALMERS Lindholmen 1. Compare (a) a sand hour glass, (b) a pocket mechanical watch (c) a wrist quartz watch and (d) the Big
Design Architecture Implementation Realization Architecture defines the functional appearance of a system to its user (what?) Implementation provides the logic structure and practical means for accomplishing
U C H L T. DSP-Board C32F. Features for DSP Board C32F
HOLE35 RS232 9600 BOD RS232 DSUB9M CONNECTOR 2X32 TI DSP LINK 10 MBOD HOLE35 R U C H DSP-Board C32F L T D (C) RUCH SYSTEM LTD., 1998. DSP SERVOCONTROLLER BOARD FOR EUROBUS. RS422R PAL EPROM 64K8-12V +12V
Digital Signal Processors: A brief summary
The InsTITuTe for systems research Isr TechnIcal report 2015-05 Digital Signal Processors: A brief summary Aparna Kotha Isr develops, applies and teaches advanced methodologies of design and analysis to
EE4390 Microprocessors. Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System
EE4390 Microprocessors Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System 1 Overview 68HC12 hardware overview Subsystems Memory System 2 68HC12 Hardware Overview "Copyright of Motorola,
TMS320C55x DSP Functional Overview
TMS320C55x DSP Functional Overview Literature Number: SPRU312 June 2000 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their
ECE3120: Computer Systems Hardware & Software Development Tools
ECE3120: Computer Systems Hardware & Software Development Tools Manjeera Jeedigunta http://blogs.cae.tntech.edu/msjeedigun21 Email: msjeedigun21@tntech.edu Tel: 931-372-6181, Prescott Hall 120 The HCS12
Roberto Muscedere Images and Text Portions 2003 Prentice Hall 1
Microcomputer Structure and Operation Chapter 5 A Microprocessor ( P) contains the controller, ALU and internal registers A Microcomputer ( C) contains a microprocessor, memory (RAM, ROM, etc), input and
Symphony TM DSP56724 Multi-Core Audio Processor Product Brief
Freescale Semiconductor Product Brief Document Number: DSP56724PB Rev. 0, 06/2008 Symphony TM DSP56724 Multi-Core Audio Processor Product Brief The Symphony DSP56724 Multi-Core Audio Processor is part
SiFive FE310-G000 Manual c SiFive, Inc.
SiFive FE310-G000 Manual 1.0.3 c SiFive, Inc. 2 SiFive FE310-G000 Manual 1.0.3 SiFive FE310-G000 Manual Proprietary Notice Copyright c 2016-2017, SiFive Inc. All rights reserved. Information in this document
CPE/EE 421/521 Fall 2004 Chapter 4 The CPU Hardware Model. Dr. Rhonda Kay Gaede UAH. The CPU Hardware Model - Overview
CPE/EE 421/521 Fall 2004 Chapter 4 The 68000 CPU Hardware Model Dr. Rhonda Kay Gaede UAH Fall 2004 1 The 68000 CPU Hardware Model - Overview 68000 interface Timing diagram Minimal configuration using the
Memory Interface. are used for DMD 15-0
Memory Interface 10 10.1 OVERVIEW The ADSP-2100 family has a modified Harvard architecture in which data memory stores data and program memory stores both instructions and data. Each processor contains
Introduction. PURPOSE: This course explains several important features of the i.mx21 microprocessor.
Introduction PURPOSE: This course explains several important features of the i.mx21 microprocessor. OBJECTIVES: - Describe the features and functions of the ARM926EJ-S TM Core - Explain three processor
Interfacing to the Motorola MCF5307 Microprocessor
ENERGY SAVING Color Graphics LCD/CRT Controller Interfacing to the Motorola MCF5307 Microprocessor Document Number: X00A-G-002-03 Copyright 1998 Seiko Epson Corp. All rights reserved. The information in
Microprocessors/Microcontrollers
Microprocessors/Microcontrollers A central processing unit (CPU) fabricated on one or more chips, containing the basic arithmetic, logic, and control elements of a computer that are required for processing
56F8346/56F8146. Data Sheet Preliminary Technical Data. 56F bit Digital Signal Controllers. freescale.com. MC56F8346 Rev.
56F8346/56F846 Data Sheet Technical Data 56F8300 6-bit Digital Signal Controllers MC56F8346 Rev. 5 0/2007 freescale.com Document Revision History Version History Rev.0 Rev 2.0 Rev 3.0 Rev 4.0 Rev 5.0 Rev
56F8037/56F8027. Data Sheet Technical Data. 56F bit Digital Signal Controllers. freescale.com. MC56F8037 Rev. 8 04/2012
56F8037/56F8027 Data Sheet Technical Data 56F8000 16-bit Digital Signal Controllers MC56F8037 Rev. 8 04/2012 freescale.com Document Revision History Version History Description of Change Rev. 0 Initial
5 MEMORY. Overview. Figure 5-0. Table 5-0. Listing 5-0.
5 MEMORY Figure 5-0. Table 5-0. Listing 5-0. Overview The ADSP-2191 contains a large internal memory and provides access to external memory through the DSP s external port. This chapter describes the internal
General Purpose Signal Processors
General Purpose Signal Processors First announced in 1978 (AMD) for peripheral computation such as in printers, matured in early 80 s (TMS320 series). General purpose vs. dedicated architectures: Pros:
Description of the Simulator
Description of the Simulator The simulator includes a small sub-set of the full instruction set normally found with this style of processor. It includes advanced instructions such as CALL, RET, INT and
5 MEMORY. Figure 5-0. Table 5-0. Listing 5-0.
5 MEMORY Figure 5-0 Table 5-0 Listing 5-0 The processor s dual-ported SRAM provides 544K bits of on-chip storage for program instructions and data The processor s internal bus architecture provides a total
,1752'8&7,21. Figure 1-0. Table 1-0. Listing 1-0.
,1752'8&7,21 Figure 1-0. Table 1-0. Listing 1-0. The ADSP-21065L SHARC is a high-performance, 32-bit digital signal processor for communications, digital audio, and industrial instrumentation applications.
Central Processing Unit. Steven R. Bagley
Central Processing Unit Steven R. Bagley Introduction So far looked at the technology underpinning computers Logic signals to cause things to happen, and represent numbers Boolean gates to combine and
DSP Microcomputer ADSP-2191M
a PERFORMANCE FEATURES 6.25 ns Instruction Cycle Time, for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy to Use Algebraic Syntax Single-Cycle Instruction Execution
Freescale Semiconductor, I SECTION 7 PROCESSING STATES NORMAL EXCEPTION MOTOROLA PROCESSING STATES 7-1
SECTION 7 PROCESSING STATES STOP WAIT NORMAL RESET EXCEPTION MOTOROLA PROCESSING STATES 7-1 SECTION CONTENTS 71 INTRODUCTION 7-3 72 NORMAL PROCESSING STATE 7-3 721 Instruction Pipeline 7-3 722 Summary
DSPAUDIOEVM Users Guide
Freescale Semiconductor DSPAUDIOEVMUG Users Guide Rev. 2.4, 08/2004 DSPAUDIOEVM Users Guide This document contains information on a new product. Specifications and information herein are subject to change
EXPERIMENT #7 PARALLEL INTERFACING USING THE PERIPHERAL INTERFACE ADAPTER (PIA)
EXPERIMENT #7 PARALLEL INTERFACING USING THE PERIPHERAL INTERFACE ADAPTER (PIA) 1.0 Procedure The purpose of this experiment is to introduce the student to the following topics: the Peripheral Interface
Migrating RC3233x Software to the RC32434/5 Device
Migrating RC3233x Software to the RC32434/5 Device Application Note AN-445 Introduction By Harpinder Singh and Nebojsa Bjegovic Operating system kernels, board support packages, and other processor-aware
The Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
Lode DSP Core. Features. Overview
Features Two multiplier accumulator units Single cycle 16 x 16-bit signed and unsigned multiply - accumulate 40-bit arithmetic logical unit (ALU) Four 40-bit accumulators (32-bit + 8 guard bits) Pre-shifter,
ARM Cortex-A9 ARM v7-a. A programmer s perspective Part1
ARM Cortex-A9 ARM v7-a A programmer s perspective Part1 ARM: Advanced RISC Machine First appeared in 1985 as Acorn RISC Machine from Acorn Computers in Manchester England Limited success outcompeted by
Outline: System Development and Programming with the ADSP-TS101 (TigerSHARC)
Course Name: Course Number: Course Description: Goals/Objectives: Pre-requisites: Target Audience: Target Duration: System Development and Programming with the ADSP-TS101 (TigerSHARC) This is a practical
EB380. Migrating from the MC68HC811E2 to the MC68HC711E9. Freescale Semiconductor, I. Introduction. Migrating to the MC68HC711E9
nc. Semiconductor Products Sector Engineering Bulletin Order this document by /D Migrating from the MC68HC811E2 to the MC68HC711E9 By Timothy J. Airaudi Applications Engineering, Microcontroller Division
Test and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
DOMAIN TECHNOLOGIES INC. Users Guide Version 1.0 DT56720EB. Dual Core DSP Evaluation Board
DOMAIN TECHNOLOGIES INC. Users Guide Version.0 DT60EB Dual Core DSP Evaluation Board Domain Technologies, incorporated in 99, offers over 0 years of experience in the field of emulation and debug tools
The World Leader in High Performance Signal Processing Solutions. DSP Processors
The World Leader in High Performance Signal Processing Solutions DSP Processors NDA required until November 11, 2008 Analog Devices Processors Broad Choice of DSPs Blackfin Media Enabled, 16/32- bit fixed
MICROPROCESSOR BASED SYSTEM DESIGN
MICROPROCESSOR BASED SYSTEM DESIGN Lecture 5 Xmega 128 B1: Architecture MUHAMMAD AMIR YOUSAF VON NEUMAN ARCHITECTURE CPU Memory Execution unit ALU Registers Both data and instructions at the same system
_ V1.1. EVB-5566 Evaluation & Development Kit for Freescale PowerPC MPC5566 Microcontroller. User s Manual. Ordering code
_ V1.1 User s Manual EVB-5566 Evaluation & Development Kit for Freescale PowerPC MPC5566 Microcontroller EVB-5566 Ordering code ITMPC5566 Copyright 2007 isystem AG. All rights reserved. winidea is a trademark
Design Considerations The ColdFire architectures' foundation in Freescale's architecture allows designers to take advantage of the established t
Order Number: AN2007/D Rev. 0, 7/2000 Application Note Evaluating ColdFire in a 68K Target System: MC68340 Gateway Reference Design Nigel Dick Netcomm Applications Group Freescale., East Kilbride, Scotland
< W3150A+ / W5100 Application Note for SPI >
< W3150A+ / W5100 Application Note for SPI > Introduction This application note describes how to set up the SPI in W3150A+ or W5100. Both the W3150A+ and W5100 have same architecture. W5100 is operated
Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices,
Understanding the basic building blocks of a microcontroller device in general. Knows the terminologies like embedded and external memory devices, CISC and RISC processors etc. Knows the architecture and
Chapter Operation Pinout Operation 35
68000 Operation 35 Chapter 6 68000 Operation 6-1. 68000 Pinout We will do no construction in this chapter; instead, we will take a detailed look at the individual pins of the 68000 and what they do. Fig.
SECTION 1 QUICC/POWERQUICC DIFFERENCES
SECTION 1 QUICC/POWERQUICC DIFFERENCES The following section describes how to move applications from the MC68360 QUICC environment to the MPC860 PowerQUICC environment. It is assumed that the user is familiar
SHARC Embedded Processor ADSP-21262
a SUMMARY High performance 32-bit/40-bit floating-point processor Code compatibility at assembly level, uses the same instruction set as other SHARC DSPs Single-instruction multiple-data (SIMD) computational
TMS320F243, TMS320F241 DSP CONTROLLERS
High-Performance Static CMOS Technology Includes the TMS320C2xx Core CPU Object-Compatible With the TMS320C2xx Source-Code-Compatible With TMS320C25 Upwardly Compatible With TMS320C5x 50-ns Instruction
Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.
A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment
Microprocessor or Microcontroller Not just a case of you say tomarto and I say tomayto
Microprocessor or Microcontroller Not just a case of you say tomarto and I say tomayto Discussion of the capabilities of the Analog Devices ADSP-5333 Evaluation Board used in this course M. Smith, ECE
Freescale Semiconductor, I TABLE OF CONTENTS
TABLE OF CONTENTS SECTION 1 OVERVIEW............................... 1-1 1.1 INTRODUCTION.................................. 1-3 1.1.1 Manual Organization............................. 1-4 1.1.2 Manual Conventions.............................
1 MALP ( ) Unit-1. (1) Draw and explain the internal architecture of 8085.
(1) Draw and explain the internal architecture of 8085. The architecture of 8085 Microprocessor is shown in figure given below. The internal architecture of 8085 includes following section ALU-Arithmetic