NOTE: For the remainder of this paper, we will refer to the logical equivalent of this signal as EAPD(#).
|
|
|
- Gyles Adams
- 5 years ago
- Views:
Transcription
1 APPLICATION NOTE External Amplifier Power Down Usages EAPD Application Note Definition: The term EAPD stands for External Amplifier Power Down. Logical Operation: Although named External Amplifier Power Down by the Intel HD Audio Specification, this signal logically operates as an external amplifier POWER UP signal. A logic 1 on this signal is meant to cause an external amplifier to power up and a logic 0 is meant to cause an external amplifier to power down. NOTE: For the remainder of this paper, we will refer to the logical equivalent of this signal as EAPD(#). Typical Usages: There are two typical applications of EAPD(#). 1. Minimizing pop/click noise artifacts. 2. Decreasing system level power consumption IDT External Amplifier Power Down Usages Page 1 Rev 1.0
2 1. Minimizing pop/click noise artifacts One application of EAPD(#) is to minimize pops and clicks when powering on and off an audio system. Power on pops and clicks are minimized when EAPD(#) holds the external amplifier(s) in a disabled mode until the codec fully charges the external series capacitors. (For further explanation of this, please refer to IDT s Pop/Click White Paper located at Power off pops and clicks are prevented by EAPD(#) disabling the external amplifier(s) before the codec is powered down. This allows the series capacitors to discharge without audible noise. A simplified schematic showing a codec with an external amplifier driving a pair of speakers is shown in Figure 1. Audio L Audio R CODEC EAPD EAPD(#) EAPD(#): Power Up = 1 Power Dn = 0 Input L Input R Enable/Shutdown Speaker L Speaker L- Speaker R Speaker R- Figure 1 (Typical amplifier application with active-low shutdown) If the external amplifier requires a logic 1 for Shutdown, an inverter is required in the EAPD(#) signal line, as shown in Figure 2. Audio L Audio R CODEC EAPD EAPD(#) EAPD(#): Power Up = 1 Power Dn = 0 Input L Input R Enable/Shutdown Speaker L Speaker L- Speaker R Speaker R- Figure 2 (Typical amplifier application with active-high shutdown) EAPD(#) timing for enabling and disabling the external amplifier is controlled by codec driver (either the Microsoft UAA Class Driver or the IDT provided driver). However, when the codec is in reset or no driver is installed, the logic level of EAPD(#) is controlled by an internal codec resistor which prevents the EAPD(#) line from floating. Current IDT codec architecture includes an internal pull-down resistor to prevent EAPD(#) from floating high. Prior IDT codecs have an internal pull-up that pulls EAPD(#) high during reset. These codecs require an external pulldown for proper EAPD(#) function. Please refer to Table 1 for codecs that require an external pull-down. IDT External Amplifier Power Down Usages Page 2 Rev 1.0
3 Codec Codec Internal 50K Pull-Down Codec Internal 50K Pull-Up EAPD 10K Pull-Down Resistor Recommended? 92HD73C/D/E Yes HDW74C/D/E Yes - - STAC9204/05 - YES YES 92HD005 - YES YES 92HD71B Yes HDW72B Yes - - STAC9227/28/29/30, STAC9271/72/73/74 - YES YES 92HD206, 92HD700 - YES YES STAC9220/21/23 - YES YES 92HD202 - YES YES STAC9202, STAC9250/ YES STAC YES 92HD YES Table 1 (Default EAPD(#) Status and Recommended Resistors) Figures 3 and 4 show the recommended location of the external pull-down resistor. Audio L Audio R CODEC EAPD R* See Table 1 EAPD(#) EAPD(#): Power Up = 1 Power Dn = 0 Input L Input R Enable/Shutdown Speaker L Speaker L- Speaker R Speaker R- Figure 3 (Typical amplifier application with active-low shutdown and external pull-down) Audio L Audio R CODEC EAPD R* See Table 1 EAPD(#) EAPD(#): Power Up = 1 Power Dn = 0 Input L Input R Enable/Shutdown Speaker L Speaker L- Speaker R Speaker R- Figure 4 (Typical amplifier application with active-high shutdown and external pull-down) All of the circuits of Figures 1 through 4 function properly with the IDT provided Audio Driver and the Microsoft UAA Class Driver to minimize pops and clicks. IDT External Amplifier Power Down Usages Page 3 Rev 1.0
4 1.1 Microsoft UAA Class Driver Timing Diagrams Shown below are some scope shots that indicate the timing relationships between the HDA Link RESET#, the codec series capacitor charge voltage (VAG), and EAPD(#) when using the Microsoft UAA Class Driver. Notes on scope shots: 1. All scope shots were taken in a laboratory environment on an evaluation card where 3.3V codec digital power (DVDD) was always on. 2. Actual waveform time measurements will vary from motherboard to motherboard depending on processor speeds, boot times, etc., but relative timing will remain consistent. 3. All scope shots have the following channel assignments: CH1 = HDA_RESET# CH2 = VAG CH3 = EAPD(#) IDT External Amplifier Power Down Usages Page 4 Rev 1.0
5 Figure 5 indicates the power on timing sequence using a STAC9227 codec with a 10K external EAPD pull-down resistor. The major timing events in Figure 5 are: 1. Power is turned on and VAG starts to rise charging the series capacitors. Notice that EAPD(#) is held low, preventing the external amplifier from turning on and minimizing any audible pop/click noises. 2. The VISTA operating system and the HDA Bus Driver become operational on the second rising edge of RESET#. 3. Approximately 25 seconds later the UAA Class Driver loads, releasing the EAPD(#) signal. This turns on the external amplifier and allows the audio subsystem to produce sound. Figure 5 (UAA Class Driver Power On Sequence) IDT External Amplifier Power Down Usages Page 5 Rev 1.0
6 Figure 6 indicates the power off timing sequence using a STAC9227 codec with a 10K external EAPD pull-down resistor. The major timing events in Figure 6 are: 1. In preparation for shut down, the UAA Class Driver unloads and the HDA Bus Driver drives RESET# low. Because the codec is in reset, the EAPD(#) signal will enter its default state (low). 2. With EAPD(#) low, the external amplifier is muted. Codec power is removed, causing VAG and the series capacitors to discharge. Because the amplifier is muted, pop/click noises caused by the series capacitors discharging will be minimized. Figure 6 (UAA Class Driver Power Off Sequence) IDT External Amplifier Power Down Usages Page 6 Rev 1.0
7 Figures 7 & 8 illustrate EAPD(#) function when a 10K external pull-down resistor is not used on a codec that does not have an internal pull-down. Figure 7 (UAA Class Driver Power On Sequence without External pull-down) IDT External Amplifier Power Down Usages Page 7 Rev 1.0
8 Figure 8 (UAA Class Driver Power Off Sequence without External pull-down) The major event in both Figures 7 & 8 is that EAPD(#) never goes low. Thus, the external amplifier is never muted. With the external amplifier on, voltage transitions on the series capacitors can result in unwanted audible pop/click noises. Again, please refer to the IDT Pop/Click White Paper for more details ( IDT External Amplifier Power Down Usages Page 8 Rev 1.0
9 2. Decreasing System Level Power Consumption System power consumption can be reduced when the audio system (controller, codec, and/or external amplifier) is disabled when not in use. In addition to providing pop/click minimization, EAPD(#) can simultaneously be used to help reduce system level power consumption by turning off any external amplifier. Timing for EAPD(#) control of the external amplifier is managed by the codec driver (either the Microsoft UAA Class Driver or the IDT provided driver). All of the circuits in Figures 1 through 4 will accomplish some power savings with the Microsoft UAA Class Driver or any IDT provided driver. When using the Microsoft UAA Class Driver, power savings are accomplished by putting the codec in reset and thus disabling the external amplifier with EAPD(#), specifically during system sleep mode (S3) or hibernate (S4). The Microsoft UAA Class Driver does not support power savings in any other system power state. While IDT provided audio drivers will also provide power savings in S3 and S4, it is important to note that the IDT Driver can provide additional control options of the EAPD(#) signal, and thus more power savings. Upon request, the IDT Driver can be configured to shut down the EAPD(#) signal, and consequently the external amplifier, when no audio streams are present. This capability, available when the system is in S0 or S1, may significantly reduce the audio subsystem power consumption when not being used. Another way to achieve power savings, especially in a mobile system, is to disable the speaker amplifier when a headphone is plugged in. To accomplish this task, the codec jack detect circuit is used to sense when the headphone is inserted, and the EAPD(#) signal, which disables the external amplifier, is toggled accordingly. Again, this feature is only available when using a properly configured IDT audio driver. Please contact your IDT representative for more information on other EAPD(#) options and custom audio driver configurations. IDT External Amplifier Power Down Usages Page 9 Rev 1.0
10 3. Summary and Conclusions: 1. EAPD (External Amplifier Power Down) is misnamed because a logic 1 on this pin is meant to Power Up an external amplifier. 2. The logical equivalent of EAPD is EAPD(#). 3. The system designer must take care to note the default state of EAPD(#) when the codec is in reset, when no driver is loaded, or when the Microsoft UAA class driver is used. Proper signaling is critical to proper operation. Older IDT codecs require an external pulldown resistor. 4. EAPD(#), when used with the UAA Class Driver or an IDT supplied driver can help prevent pops and clicks when connected to an external amplifier. 5. EAPD(#), when used with the UAA Class Driver or an IDT supplied driver, can help save power in the system S3 and S4 states when connected to an external amplifier. 6. EAPD(#), when used with the IDT supplied driver, can help prevent pops and clicks and provide additional power savings in all system states when connected to an external amplifier. IDT External Amplifier Power Down Usages Page 10 Rev 1.0
11 Innovate with IDT and accelerate your future networks. Contact: For Sales Fax: Corporate Headquarters Integrated Device Technology, Inc Silver Creek Valley Road San Jose, CA United States (outside U.S.) Asia Pacific and Japan Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No G 435 Orchard Road #20-03 Wisma Atria Singapore Europe IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England Integrated Device Technology, Inc. All ri ghts reserved. Product specifications subject to change without noti ce. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinki ng is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of thei r respective owners. Printed in USA IDT External Amplifier Power Down Usages Page 11 Rev 1.0
ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.
Mobile Pentium II TM System Clock Chip ICS DATASHEET
DATASHEET ICS9248-92 Recommended Application: The ICS9248-92 is a fully compliant timing solution for the Intel mobile 440BX/MX chipset requirements. General Description: Features include two strong CPU,
Clock Generator for PowerQUICC and PowerPC Microprocessors and
Freescale Semiconductor Technical Data Clock Generator for PowerQUICC and PowerPC Microprocessors and Microcontrollers Clock Generator for PowerQUICC and PowerPC Microprocessors and DATA SHEET Rev 1, 11/2004
Description. Features 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER ICS85401 ICS Lead VFQFN 3mm x 3mm x 0.95mm package body K Package Top View
Description The is a high performance 2:1 ICS Differential-to-LVDS Multiplexer and a member of HiPerClockS the HiPerClockS family of High Performance Clock Solutions from ICS. The can also perform differential
Product Preview 1.8 V PLL 1:10 Differential SDRAM MPC V PLL 1:10 Differential SDRAM MPC Clock Driver DATA SHEET
Freescale Semiconductor, Inc. TECHNICAL DATA Product Preview.8 V PLL :0 Differential SDRAM Clock Driver.8 V PLL :0 Differential SDRAM Order number: Rev, 08/2004 DATA SHEET Recommended Applications DDR
8V9705x Evaluation Board User Guide IDT Applications
APPLICATION NOTE Network Communications Division 8V9705x Evaluation Board User Guide IDT Applications October 2016 Contents Introduction... 3 Contents... 3 Requirements... 3 Quick Start... 3 Default Power-Up
Features. Applications
DATASHEET 1.5V LOW-POWER WIDE-RANGE FREQUENCY CLOCK DRIVER ICS98UAE877A Description The PLL clock buffer, ICS98UAE877A, is designed for a of 1.5V, an AVDD of 1.5V and differential data input and output
ZLED7002. Toggle (Side-Step) Dual-Channel LED Driver. Datasheet. Features. Brief Description. Benefits. Available Support. Physical Characteristics
Toggle (Side-Step) Dual-Channel LED Driver ZLED7002 Datasheet Brief Description The ZLED7002 toggle (side-step) dual-channel LED driver is one of our ZLED family of LED control ICs. It operates in the
VLSI AppNote: VSx053 Simple DSP Board
: VSx053 Simple DSP Board Description This document describes the VS1053 / VS8053 Simple DPS Board and the VSx053 Simple DSP Host Board. Schematics, layouts and pinouts of both cards are included. The
User Manual for the SDAH01 Evaluation Kit for the HS3001 Humidity and Temperature Sensor. Description. Features. Kit Contents. SDAH01 Evaluation Kit
User Manual for the SDAH01 Evaluation Kit for the HS3001 Humidity and Temperature Sensor Description The SDAH01 Evaluation Kit is used to assess the HS3001 High- Performance Relative Humidity and Temperature
When is Data Susceptible to Corruption
Parallel EEPROM Data Protection Advantages of EEPROMs EEPROMs provide the memory solution wherever reprogrammable, nonvolatile memory is required. They are easy to use, requiring little or no support hardware
FS1023 Datasheet. Liquid Flow Sensor Module. Description. Features. FS1023 Flow Sensor Module. Typical Applications
Liquid Flow Sensor Module FS1023 Datasheet Description The FS1023 MEMS Liquid Flow Sensor Module measures the flow rate using the thermo-transfer (calorimetric) principle. The FS1023 is designed to measure
T1/E1 CLOCK MULTIPLIER. Features
DATASHEET ICS548-05 Description The ICS548-05 is a low-cost, low-jitter, high-performace clock synthesizer designed to produce x16 and x24 clocks from T1 and E1 frequencies. Using IDT s patented analog/digital
ZMID520x Technical Brief One Wire Interface (OWI) Contents. List of Figures. List of Tables
ZMID520x Technical Brief One Wire Interface () Contents 1. Introduction...2 2. One Wire Interface...2 2.1 Overview...2 2.2 General Data Transfer...3 2.3 Protocol Details...3 2.3.1 Bit Transfer...3 2.3.2
Reference Manual DOC. REV. 03/13/2015 VL-ADR-01. USB to Audio Adapter
Reference Manual DOC. REV. 03/13/2015 VL-ADR-01 USB to Audio Adapter WWW.VERSALOGIC.COM 12100 SW Tualatin Road Tualatin, OR 97062-7341 (503) 747-2261 Fax (971) 224-4708 Copyright 2015 VersaLogic Corp.
BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY. Figure 1. 5V & 3V Logic Mixture in PC Design
BUS SWITCHES PROVIDE 5V AND 3V LOGIC CONVERSION WITH ZERO DELAY APPLICATION NOTE AN-11A ABSTRACT Battery operated computer systems, such as notebook computers, need support logic with a combination of
ZLED7030KIT-D1 Demo Kit Description
ZLED7030KIT-D Demo Kit Description Kit Important Notice Restrictions in Use IDT s ZLED7030KIT-D Demo Kit hardware is designed for ZLED7030 demonstration, evaluation, laboratory setup, and module development
ZSSC4151 Evaluation Kit Hardware Manual
Important Notes Restrictions in Use IDT s ZSSC4151 SSC Evaluation Kit, consisting of the SSC Communication Board (SSC CB), ZSSC415x/6x/7x Evaluation Board (SSC EB), Sensor Replacement Board (SSC RB), and
AT17A Series FPGA Configuration EEPROM Memory. Application Note. FPGAs. AT17A Series Conversions from Altera FPGA Serial Configuration Memories
ATA Series Conversions from Altera FPGA Serial Configuration Memories Introduction The Atmel ATA FPGA Configuration EEPROM () is a serial memory that can be used to load SRAM based FPGAs. This application
V I/O V CORE. Application Guidelines for Non-Isolated Converters AN04-008: Guidelines for Sequencing of Multiple Modules
14 September 2006 PDF Name: seq_multi_mod.pdf Application Guidelines for Non-Isolated Converters Introduction Today s electronics systems require multiple power supply voltages to power the various ICs.
IC S8745B- 21. Description. Features. Pin Assignment. Block Diagram 1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR
1:1 DIFFERENTIAL-TO-LVDS ZERO DELAY CLOCK GENERATOR IC S8745B- 21 Description The ICS8745B-21 is a highly versatile 1:1 LVDS ICS Clock Generator and a member of the HiPerClockS HiPerClockS f family of
ZSC31050 Application Note: 0-to-10V Analog Output. Contents. List of Figures. List of Tables. AN-981 Application Note
ZSC31050 Application Note: 0-to-10V Analog Output AN-981 Application Note Contents 1. Introduction...2 2. Application Configuration...4 2.1 Output Voltage Adjustment V OUT...5 2.2 Setup for the ZSC31050
ZSPM4121. Under-Voltage Load Switch for Smart Battery Management. Datasheet. Brief Description. Features. Related IDT Smart Power Products
Under-Voltage Load Switch for Smart Battery Management ZSPM4121 Datasheet Brief Description The ZSPM4121 battery management load switch can be used to protect a battery from excessive discharge. It actively
Application Note AN-428
EVALUATION BOARD GUIDE FOR SUPERJET TRANSCEIVERS, LINE INTERFACE UNITS AND ANALOG FRONT END DEVICES Application Note AN-428 As a part of IDT s dedicated application support for telecommunication products,
BLOCK DIAGRAM PIN ASSIGNMENT ICS LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER PRELIMINARY ICS854210
LOW SKEW, DUAL, 1-TO-5 DIFFERENTIAL- TO-LVDS FANOUT BUFFER ICS854210 GENERAL DESCRIPTION The ICS854210 is a low skew, high performance ICS dual 1-to-5 Differential-to-LVDS Fanout Buffer HiPerClockS and
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH IDTQS32X2245 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Dual '245 function 25Ω resistor for low noise Low propagation
PRODUCT/PROCESS CHANGE NOTICE (PCN)
Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE (PCN) PCN #: SG0703-02 DATE: April 2, 2007 MEANS OF DISTINGUISHING CHANGED DEVICES:
HS300x Datasheet. High Performance Relative Humidity and Temperature Sensor. Description. Features. Physical Characteristics. Typical Applications
High Performance Relative Humidity and Temperature Sensor HS300x Datasheet Description The HS300x series is a highly accurate, fully calibrated relative humidity and temperature sensor. The MEMS sensor
IDT Converting Designs from PLX PEX 8114 to IDT Tsi384. Application Note
IDT Converting Designs from PLX PEX 8114 to IDT Tsi384 Application Note August 12, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUADRUPLE BUS SWITCH WITH INDIVIDUAL ACTIVE LOW ENABLES IDTQS315 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Pin compatible with the 74 15 function
IDT74CBTLV3257 LOW-VOLTAGE QUAD 2:1MUX/DEMUX BUS SWITCH
LOW-VOLTAGE QUAD 2:1 MUX/DEMUX BUS ITCH LOW-VOLTAGE QUAD 2:1MUX/DEMUX BUS ITCH IDT74CBTLV3257 FEATURES: Functionally equivalent to QS3257 5Ω switch connection between two ports Isolation under power-off
FAQs. Frequently Asked Questions
Frequently Asked Questions FAQs How to Attend a Cisco Unified MeetingPlace Web Meeting 2 FAQs 2 Calls 2 Getting Ready for Your First Web Meeting 6 Attending a Cisco Unified MeetingPlace Meeting Through
FAQs. Frequently Asked Questions
Frequently Asked Questions FAQs How to Attend a Cisco Unified MeetingPlace Web Meeting 2 FAQs 2 Calls 2 Getting Ready for Your First Web Meeting 6 Attending a Cisco Unified MeetingPlace Meeting Through
1.8V to 3.3V LVCMOS High Performance Clock Buffer Family
1.8V to 3.3V LVCMOS High Performance Clock Buffer Family 5PB11xx DATASHEET Description The 5PB11xx is a high-performance LVCMOS Clock Buffer Family. It has best-in-class Additive Phase Jitter of 50fsec
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS 10-BIT BUS SWITCH WITH FLOW-THROUGH PINOUT IDTQS361 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs
CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240
LOW-VOLTAGE 10-BIT BUS SWITCH
LOW-VOLTAGE 0-BIT BUS ITCH IDT74CBTLV84 FEATURES: 5Ω A/B bi-directional bus switch Isolation under power-off conditions Over-voltage tolerant Latch-up performance exceeds 00mA VCC =.V -.6V, Normal Range
APPLICATION NOTE AN 59
USING IDT74 AND IDT75 DUAL-PORT STATIC RAMs TO MATCH SYSTEM BUS WIDTHS APPLICATION NOTE AN 59 Introduction This application note describes three design approaches to accomplish bus width matching using
LOW-VOLTAGE OCTAL BUS SWITCH
LOW-VOLTAGE OCTAL BUS ITCH IDT74CBTLV44 FEATURES: Pin-out compatible with standard '44 Logic products 5Ω A/B bi-directional switch Isolation under power-off conditions Over-voltage tolerant Latch-up performance
AN SIO Tips and Tricks in PSoC 3 / PSoC 5. Application Note Abstract. Introduction
SIO Tips and Tricks in PSoC 3 / PSoC 5 Application Note Abstract AN60580 Author: Pavankumar Vibhute Associated Project: Yes Associated Part Family: CY8C38xxxx Software Version: PSoC Creator Associated
3.3V CMOS 1-TO-5 CLOCK DRIVER
3. CMOS 1-TO-5 CLOCK DRIVER 3. CMOS 1-TO-5 CLOCK DRIVER IDT74FCT38075 FEATURES: Advanced CMOS Technology Guaranteed low skew < 100ps (max.) Very low duty cycle distortion< 250ps (max.) High speed propagation
LM48555 Evaluation Board
LM48555 Evaluation Board Quick Start Guide 1) Apply power supply voltage to positive terminal of JU4, and source ground to the negative terminal. 2) Short the terminals of JU1 to release the device from
3.3V ZERO DELAY CLOCK BUFFER
3.3V ZERO DELAY CLOCK BUFFER IDT2309A FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five and one bank of four outputs Separate
Bridging from PCI Express to PCI in Small-Form Factor Embedded Computing Designs
Bridging from PCI Express to PCI in Small-Form Factor Embedded Computing Designs September 22, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572
User Guide for MA Evaluation Boards MA12040/MA12040P/MA12070/MA12070P
User Guide for MA Evaluation Boards MA12040/MA12040P/MA12070/MA12070P About this document Scope and purpose The Evaluation Board is an evaluation and demonstration board for MA12040, MA12040P, MA12070,
ZMID5201 Manual for Calibration and Linearization Using the Analog Output. Contents. List of Figures. List of Tables
ZMID5201 Manual for Calibration and Linearization Using the Analog Output Contents 1. Introduction...2 2. Spa, Pos0, and Pos1 Registers...3 3. Nonlinearity Error Correction...3 4. Zero Point Offset and
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DOUBLE-WIDTH BUS SWITCH IDTQS32X245 FEATURES: Enhanced N channel FET with no inherent diode to Vcc 5Ω bidirectional switches connect inputs to outputs Dual
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs
IDT Using the Tsi310 TM to Optimize I/O Adapter Card Designs
IDT Using the Tsi310 TM to Optimize I/O Adapter Card Designs September 19, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in U.S.A.
Working around ERR7026 according to application needs
Freescale Semiconductor Document Number: EB795 Engineering Bulletin Rev. 0, 08/2013 Working around ERR7026 according to application needs by: Automotive and Industrial Solutions Group 1 Introduction This
EPROM. Application Note CMOS EPROM. Interfacing Atmel LV/BV EPROMs on a Mixed 3-Volt/5- Volt Data Bus
Interfacing Atmel LV/BV EPROMs on a Mixed 3-volt/5-volt Data Bus Introduction Interfacing Atmel Corporation s low voltage (LV/BV) EPROMs on a common data bus with standard 5-volt devices can be achieved
Introduction. Why have ncxo Redundancy? Per-Input Reference Monitors (REFMON) AN-1020 Application Note. ClockMatrix on ncxo Redundancy
AN-1020 Application Note Introduction ClockMatrix provides many tools for managing timing references. It has several different modes to align output clocks, control skew, measure clocks, select clock sources,
Battery-Voltage. 16K (2K x 8) Parallel EEPROMs AT28BV16. Features. Description. Pin Configurations
Features 2.7 to 3.6V Supply Full Read and Write Operation Low Power Dissipation 8 ma Active Current 50 µa CMOS Standby Current Read Access Time - 250 ns Byte Write - 3 ms Direct Microprocessor Control
AVR1508: Xplain training - XMEGA DAC 8-bit Microcontrollers Application Note Features 1 Introduction
AVR1508: Xplain training - XMEGA DAC Features Required knowledge AVR1500: Xplain training XMEGA Basic AVR1502: Xplain training XMEGA Direct Memory Access Controller Software prerequisites Atmel AVR Studio
2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features
DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and
IDT Converting Designs from PLX PEX8111 or PEX8112 to IDT Tsi381. Application Note
IDT Converting Designs from PLX PEX8111 or PEX8112 to IDT Tsi381 Application Note September 22, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572
LOW-VOLTAGE 24-BIT BUS EXCHANGE SWITCH
LOW-VOLTAGE 4-BIT BUS EXCHANGE ITCH LOW-VOLTAGE 4-BIT BUS EXCHANGE ITCH IDT74CBTLV6 FEATURES: 5Ω A/B bi-directional switch Isolation Under Power-Off Conditions Over-voltage tolerant Latch-up performance
MP3 audio amplifier. Build Instructions. Issue 2.0
MP3 audio amplifier Build Instructions Issue 2.0 Build Instructions Before you put any components in the board or pick up the soldering iron, just take a look at the Printed Circuit Board (PCB). The components
S5U1C31D50T1 Manual (S1C31D50 Evaluation Board)
CMOS 32-BIT SINGLE CHIP MICROCONTROLLER S5U1C31D50T1 Manual (S1C31D50 Evaluation Board) Rev.1.0 Evaluation board/kit and Development tool important notice 1. This evaluation board/kit or development tool
STAC9750/51 PRODUCT BRIEF. Value-Line Two-Channel AC 97 Codecs with Headphone Drive and SPDIF Output DESCRIPTION OVERVIEW FEATURES
Integrated Mixed-Signal Solutions PRODUCT BRIEF STAC9750/51 Value-Line Two-Channel AC 97 Codecs with Headphone Drive and Output OVERVIEW Value-Line Stereo AC 97 codecs with headphone drive and outputs.
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 32-BIT MULTIWIDTH BUS SWITCHES
QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 3-BIT MULTIWIDTH BUS SWITCHES IDTQS3X5 FEATURES: Enhanced N channel FET with no inherent diode to Vcc Bidirectional switches connect inputs to outputs Zero
Sony Adds another High Class Walkman to the ZX Series
2 International Business Park #05-10 Tower One The Strategy Singapore 609930 Telephone: (65) 6544 8338 Facsimile: (65) 6544 8330 NEWS RELEASE: Immediate Sony Adds another High Class Walkman to the ZX Series
AVR4018: Inertial Two (ATAVRSBIN2) Hardware User's Guide. 8-bit Microcontrollers. Application Note. Features. 1 Introduction
AVR4018: Inertial Two (ATAVRSBIN2) Hardware User's Guide Features Compatible with all Atmel AVR Xplain MCU boards Full nine-degree-of-freedom inertial sensing InvenSense three-axis MEMS gyroscope (IMU-3000
Flammable Gas Smart Sensing Module
Flammable Gas Smart Sensing Module SMOD711 Datasheet Description IDT s SMOD711 is a complete smart sensing solution for flammable gases in atmospheres. The module, consisting of the SMOD smart sensing
IDTVP386. General Description. Features. Block Diagram DATASHEET ADVANCE INFORMATION 8/28-BIT LVDS RECEIVER FOR VIDEO
DATASHEET ADVANCE INFORMATION IDTVP386 General Description The VP386 is an ideal LVDS receiver that converts 4-pair LVDS data streams into parallel 28 bits of CMOS/TTL data with bandwidth up to 2.8 Gbps
Installation Instructions
Installation Instructions NGX Dual Kit Kit #26679601 These instructions outline the procedures to install the Dual Kit in your NGX Jukebox. Tools Required 11/32 Nut Driver Parts Included with this Kit:
AT17(A) Series FPGA Configuration Memory. Application Note
Cascaded Programming Circuits using AT1(A) Configurators with Atmel, Xilinx and Altera FPGAs Atmel AT1A (1) series configurators use a simple serial-access procedure to configure one or more Field Programmable
Hydrogen Gas Smart Sensing Module. Features
Resistance (ohms) Sensor Resistance Ratio (R s /R 50 ) Hydrogen Gas Smart Sensing Module SMOD701 Datasheet Description IDT s SMOD701 is a complete smart sensing solution for measuring hydrogen (H 2 ) gas
Operating Instructions N-50-K/-S. Driver software Network Audio Player Integrated Amplifier A-70-K/-S
Operating Instructions N-50-K/-S Driver software Network Audio Player Integrated Amplifier A-70-K/-S About these Operating Instructions When a USB cable is used to connect the unit s DIGITAL IN USB port
FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT W Stereo Integrated Audio Amplifier
0W Stereo Integrated Audio Amplifier DESCRIPTION The PT830 is an integrated audio amplifier design for the compact audio system; the maximum output power is up to 0W x. Utilizing PTC exclusive, patented
User Guide. Cisco TelePresence IX5000 and IX5200
1 Cisco TelePresence IX5000 and IX5200 User Guide 2 Contents What s in this guide Contents Introduction to Video Conferencing Best practices... 4 Tour the Home screen... 5 Placing & Ending Video Calls
PCIe Audio Card Model: SD-PEX63081
SD-PEX63081 1 PCIe Audio Card Model: SD-PEX63081 User Manual Ver. 2.00 Chipset: CMedia CM8828, CM9882A SD-PEX63081 2 Product Introduction This Multi-Channel PCI-Express Sound Card is a versatile 24bit
IDTQS3VH383 QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V/3.3V 8-BIT HIGH BANDWIDTH BUS EXCHANGE BUS SWITCH IDTQS3VH383 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to
AT91 ARM Thumb Microcontrollers. Application Note. AT91M55800A Clock Switching Considerations using Advanced Power Management Controller.
AT91M55800A Clock Switching Considerations using Advanced Power Management Controller Introduction The AT91M55800A is designed for ultra low-power applications and features an Advanced Power Management
PowerSpan II TM Initialization Application Note
PowerSpan II TM Initialization Application Note 80A00_AN004_02 November 4, 2009 6024 Silver Creek Valley Road San Jose, California 9538 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in U.S.A. 2009,
Flow-through. Pipelined Address Controls APPLICATION NOTE AN-254 THE MOST COMMONLY ASKED QUESTIONS ABOUT SYNCHRONOUS DUAL-PORT SRAMS.
THE MOST COMMONLY ASKED QUESTIONS ABOUT SYNCHRONOUS DU-PORT SRAMS APPLICATION NOTE AN-254 By Cheryl Brennan What is a dual-port? A dual-port SRAM is a single static RAM array with two sets of address,
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK PLL & PLLVCO Serial Programming Interface
Videum 4000 Xpress Family
Videum 4000 Xpress Family Four-Port Audio/Video PCI Express Capture Card QuickStart Guide Product Description page 2 Scope of Delivery page 2 System Requirements page 3 Safety Instructions page 4 Getting
APPLICATION NOTE AN-265
BUS MATCHING WITH IDT FIFOs APPLICATION NOTE AN- BUS MATCHING The Bus Matching feature offered in the SuperSync II family is a powerful feature designed to eliminate external MUXes. When used in applications
D0 - D8 INPUT REGISTER. RAM ARRAY 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9 OUTPUT REGISTER RESET LOGIC RCLK REN1
CMOS SyncFIFO 64 x 9, 256 x 9, 512 x 9, 1,24 x 9, 2,48 x 9, 4,96 x 9 and 8,192 x 9 LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 218 FEATURES: 64 x 9-bit organization (IDT72421)
2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
IDT74FST BIT 2:1 MUX/DEMUX SWITCH
16-BIT 2:1 MUX/DEMUX SWITCH IDT74FST163233 FEATURES: Bus switches provide zero delay paths Low switch on-resistance TTL-compatible input and output levels ESD > 200 per MIL-STD-883, Method 3015; > 20 using
One-channel Toggle-mode Touch Sensor IC with Power Management Functions AT42QT1012. Summary
Features Number of Keys: One toggle mode (touch-on/touch-off), plus programmable auto-off delay and external cancel Configurable as either a single key or a proximity sensor Technology: Patented spread-spectrum
srio Hot Swap Application Note - 552
srio Hot Swap Application Note - 552 Introduction The objective of this application note is to provide some hot swap solutions for IDT's Pre-Processing Switch (PPS) and Central Packet Switch (CPS) switch
BEELINE Series BEPRS-43 for Porsche Vehicles with PCM 2.1 navigation systems
BEELINE Series for Porsche Vehicles with PCM 2.1 navigation systems Bluetooth hands-free phone kit fully integrated with vehicle infotainment systems Contents 1. Prior to installation 1.1. Delivery contents
QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 20-BIT DUAL PORT, HIGH BANDWIDTH BUS SWITCH IDTQS3VH1662 FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path
Lenovo ideapad 110S. User Guide. ideapad 110S-11IBR. Read the safety notices and important tips in the included manuals before using your computer.
Lenovo ideapad 110S ideapad 110S-11IBR User Guide Read the safety notices and important tips in the included manuals before using your computer. Notes Before using the product, be sure to read Lenovo Safety
Tsi108 TM /Tsi109 TM Device Differences
Tsi108 TM /Tsi109 TM Device Differences October 29, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in U.S.A. 2009, Inc. Titlepage GENERAL
Quick-Start Guide...3. Operation...5. Volume Control...4. Sound Quality...4. Dial tones and speaker mute note...5. Connection...5. Dial...
Owner s Manual Index English Quick-Start Guide...3 Operation...5 Volume Control...4 Sound Quality...4 Dial tones and speaker mute note...5 Connection...5 Dial...6 End a Call...6 Reject a Call...6 Private
1-Megabit (128K x 8) Low Voltage Paged Parallel EEPROMs
Features Single 3.3V ± 10% Supply Fast Read Access Time - 200 ns Automatic Page Write Operation Internal Address and Data Latches for 128 Bytes Internal Control Timer Fast Write Cycle Time Page Write Cycle
RPX Series USER S MANUAL
RPX Series USER S MANUAL INDEX 1.1 Introduction page 1 1.2 Packing page 1 1.3 Drawing page 2~16 1.4 Features page 17 1.5 Specification page 18~21 1.6 Installation & Testing page 22~23 1.7 Hot-Swap Procedures
AUDIO AMPLIFIER PROJECT
Intro to Electronics 110 - Audio Amplifier Project AUDIO AMPLIFIER PROJECT In this project, you will learn how to master a device by studying all the parts and building it with a partner. Our test subject:
QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 32-BIT HIGH BANDWIDTH BUS SWITCH IDTQS3XVH25 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or 5V
V PP IN V CC3 IN V CC5 IN EN0 EN1 MIC2561 V CC5_EN V CC3_EN
MIC2561 PCMCIA Card Socket and V PP Switching Matrix Final Information General Description The MIC2561 & V PP Matrix controls PCMCIA (Personal Computer Memory Card International Association) memory card
Fusion Power Sequencing and Ramp-Rate Control
Application Note AC285 Fusion Power Sequencing and Ramp-Rate Control Introduction As process geometries shrink, many devices require multiple power supplies. Device cores tend to run at lower voltages
QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 16-BIT HIGH BANDWIDTH BUS SWITCH IDTQS32XVH245 FEATURES: N channel FET switches with no parasitic diode to VCC Isolation under power-off conditions No DC path to VCC or
Pentium-class computer with one available PCI slot Windows 7 / Vista / 2003 / XP / 2000, (32/64 bit) DirectX 8.1 above is required
MANUAL DN-33700 Features Full-duplex playback and recording Full-duplex 8CH DAC/2CH ADC Support 48/44.1 KHz sampling rate for playback and recording Supports the latest Dolby Digital EX and DTS ES 6.1/7.1
APPLICATION NOTE. Atmel AT01080: XMEGA E Schematic Checklist. Atmel AVR XMEGA E. Features. Introduction
APPLICATION NOTE Atmel AT01080: XMEGA E Schematic Checklist Atmel AVR XMEGA E Features Power supplies Reset circuit Clocks and crystal oscillators PDI TWI Introduction This application note describes a
Performance Comparison of IDT Tsi384 TM and Pericom PI7C9X130
Performance Comparison of IDT Tsi384 TM and Pericom PI7C9X130 October 2, 2009 6024 Silver Creek Valley Road San Jose, California 95138 Telephone: (408) 284-8200 FAX: (408) 284-3572 Printed in U.S.A. 2009,
QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH
QUICKSWITCH PRODUCTS 2.5V / 3.3V 24-BIT HIGH BANDWIDTH BUS SWITCH FEATURES: N channel FET switches with no parasitic diode to Vcc Isolation under power-off conditions No DC path to Vcc or 5V tolerant in