Harmony/SE: A SysML Based Systems Engineering Process
|
|
- Justin Payne
- 5 years ago
- Views:
Transcription
1 Hrmony/SE: A SysML Bsed Systems Engineering Process Hns-Peter Hoffmnn, Ph.D Chief Systems Methodologist hoffmpe@us.ibm.com
2 Model-Bsed Systems Engineering Integrted System / Embedded Softwre Development Process Hrmony Fundmentls of Model-Bsed Systems Engineering ( Hrmony/SE ) - Essentil SysML Artifcts - Service Request-Driven Modeling Approch Tsk Flow nd Work Products in Hrmony/SE Systems Engineering Hndoff to Hrdwre nd Softwre Development 2
3 Integrted System / Softwre Development Process Model-Driven Development of Embedded Systems System Chnges Stkeholder Requirements Systems Engineering Hrmony/SE Requirements Models, Requirements Requirements & System Use Cses Anlysis Test Scenrios Executble System Functionl Use Cse Models Anlysis Architecturl Anlysis Model(s), Design Synthesis System Architecture Model System Architecture Bseline SW Anlysis & Design Model / Requirements Repository * System Acceptnce Embedded SW Engineering Hrmony/ESW (Sub-)System Integrtion & Test Module Integrtion & Test Softwre Implementtion Model SW Implementtion & Unit Test * Configurtion Controlled Knowledge of the System Under Development: Requirements Documenttion Requirements Trcebility Design Documenttion Test Definitions 3
4 Model-Bsed Systems Engineering Integrted System / Embedded Softwre Development Process Hrmony Fundmentls of Model-Bsed Systems Engineering ( Hrmony/SE ) - Essentil SysML Artifcts - Service Request-Driven Modeling Approch Tsk Flow nd Work Products in Hrmony/SE Systems Engineering Hndoff to Hrdwre nd Softwre Development 4
5 Essentil SysML Artifcts for Model-Bsed Systems Engineering SysML Digrm Structurl Digrms Behviorl Digrms Requirements Digrm Block Definition Digrm Use Cse Digrm Internl Block Digrm Sequence Digrm Prmetric Digrm Activity Digrm Sttechrt Digrm UML4SysML UML 2. SysML.0 5
6 Requirements Digrm Use Cse Digrm Activity Digrm «Requirement» SRS_Req_. «decompose» «Requirement» SRS_Req_.. «derive» «trce» Uc2 «testcse» Uc2Scenrio5 «verify» «Requirement» SRS_Req_...x «stisfy» «block» SS_B A SuD Uc Uc2 A2 op2 [c2==true] Uc op [c==true] [else] op5 op3 op4 Txonomy of Requirements Reltionship between Model Elements nd Requirements Definition of System Scope Grouping of Requirements into Use Cses Structure Digrms Functionl Flow in Use Cse / Block(s) Sequence Digrm SysML Artifcts in Hrmony/SE «block» SuD A A2 «block» «block» SS_A SS_B itsa reqop() lt reqop4() [C==true] itsuc op() op3() op4() [C2==true] op2() reqopx() op5() Prmetric Digrm Block Definition Digrm: Structurl Elements (Blocks) nd their Reltionship Messge Interctions between Nodes Sttechrt Digrm «Attribute» mss «Attribute» ccelertion «ConstrintProperty,ConstrintBlock» itsnewtonlw:newtonlw force = mss * ccelertion mss:kg force:newtons ccelettion:meterspersec^2 «Attribute» force «Actor» itsa psud «Actor» itsa2 psud pa pa2 «block» itssud «block» itsss_a pa pss_b «block» itsss_b pa2 pss_a S reqs2tos reqstos2 S2 S2 reqop/op [c==true]/op3 S22 [c2==true]/op2 [else] reqopx S23 op5 reqop4/op4 Prmetric Reltionship between System Properties Internl Block Digrm: Reliztion of System Structure Stte-bsed Behvior of Block 6
7 Model-Bsed Systems Engineering (Hrmony/SE ) Artifct Reltionships in Requirements Anlysis / System Functionl Anlysis Requirements Digrm * Use Cse Digrm Structure Digrm Block Definition Digrm Internl Block Digrm..* Use Cse 5..* Sequence Digrm 2..* Block Activity Digrm Stkeholder Requirements Systems Engineering Hrmony/SE Sttechrt Digrm Requirements Anlysis Requirements & Test Scenrios System Functionl Anlysis Design Synthesis Requirements Anlysis System Functionl Anlysis 7
8 Model-Bsed Systems Engineering Integrted System / Embedded Softwre Development Process Hrmony Fundmentls of Model-Bsed Systems Engineering ( Hrmony/SE ) - Essentil SysML Artifcts - Service Request-Driven Modeling Approch Tsk Flow nd Work Products in Hrmony/SE Systems Engineering Hndoff to Hrdwre nd Softwre Development 8
9 Service Request-Driven Modeling Approch Step : Define Communiction Nodes IBD_SuD Step 3: Allocte Service Requests nd Opertions IBD_SuD itsb:b itsb2:b2 itsb:b itsb2:b2 Step 2: Describe Inter-Nodl Communiction in Sequence Digrm reqopertion2 reqopertion4 opertion2 opertion4 pb reqsetmode reqopertion reqopertion3 opertion opertion3 itsb itsb2 reqopertion() opertion() reqsetmode(modex) ModeX reqopertion2() opertion2() Step 4: Define Ports nd Interfces IBD_SuD itsb:b pb2 reqopertion2 reqopertion4 opertion2 opertion4 ib_to_b2 ib2_to_b ib_to_b2 ib2_to_b pb itsb2:b2 reqsetmode reqopertion reqopertion3 opertion opertion3 reqopertion3() opertion4() reqopertion4() opertion3() «Interfce» ib_to_b2 reqopertion2 reqopertion4 «Interfce» ib2_to_b reqsetmode reqopertion reqopertion3 Communiction described through Opertionl Contrcts (OpCon), i.e. - synchronous Service Requests vi SysML Service Ports followed by - provided services t the receiving prt (stte/mode chnges or opertions) 9
10 Model-Bsed Systems Engineering Integrted System / Embedded Softwre Development Process Hrmony Fundmentls of Model-Bsed Systems Engineering ( Hrmony/SE ) - Essentil SysML Artifcts - Service Request-Driven Modeling Approch Tsk Flow nd Work Products in Hrmony/SE Systems Engineering Hndoff to Hrdwre nd Softwre Development 0
11 Key Objectives of the Model-Bsed Systems Engineering Process Hrmony/SE Stkeholder Requirements Systems Engineering Hrmony/SE Requirements Anlysis Requirements & Test Scenrios Identify / derive required system functionlity System Functionl Anlysis Design Synthesis Identify ssocited system modes nd sttes Allocte system functionlity / modes to physicl rchitecture
12 Model-Bsed Systems Engineering (Hrmony/SE ) Requirements Anlysis Stkeholder Requirements Model / Requirements Repository Stkeholder Requirements System Requirements System Use Cses Requirements Anlysis System Use Cses In the Requirements Anlysis phse, the focus is on the nlysis of the process inputs. Stkeholder requirements re trnslted into system requirements tht define - wht the system must do (functionl requirements) nd - how well it must perform (qulity of service requirements). Once the requirements re sufficiently understood they re grouped into Use Cses. SRS (Drft) Anlyze/Refine Stkeholder Reqs Stkeholder Requirements Specifiction Generte Link System Reqs Stkeholder Reqs to System Reqs System Requirements Specifiction (Drft) Define System Level Use Cse Link Functionl / Performnce Requirements to Use Cse [Next Use Cse] [else] Links providing trcebility to originl requirements 2
13 Model-Bsed Systems Engineering (Hrmony/SE ) System Functionl Anlysis Stkeholder Requirements Stkeholder Requirements Define Use Cse Model Context Model / Requirements Repository System Requirements Use Cse Model System Requirements Executble Use Cse Model(s) Use Cse Scenrios (Blck-Box) Requirements Anlysis System Use Cses System Functionl Anlysis (Use Cse-Bsed) System Opertions In the System Functionl Anlysis phse, the focus is on the trnsltion of the functionl requirements into coherent description of system functions (Opertions). Ech use cse is trnslted into model nd the underlying requirements verified nd vlidted through model execution. SRS (Drft) SRS (Bseline) Document New / Derived Reqs Define UC Functionl Flow Derive UC Scenrios from UC Functionl Flow Define Ports nd Interfces Derive UC Stte-Bsed Behvior from UC BB-AD nd BB-SDs Verify / Vlidte UC Model trough Model Execution [else] [Riny Dy Anlysis] Extend UC Model w.r.t. Error/Fil Behvior Links providing trcebility to originl requirements Link UC Block Properties to Reqs Updte Drft System ReqSpec 3
14 System Functionl Anlysis Derivtion of Use Cse Scenrios from UC Blck-Box Activity Digrm SD_Uc_HomingAndMnulMode_Sc AD_Uc_HomingAndMnulMode 4
15 Use Cse Model Verifiction nd Vlidtion Through Model Execution Exmple: Security System Use Cse ControlEntry (ref. Rhpsody Deskbook Rel. 3.0) Security System Cmer Uc_ ControlEntry Door User Admin itsuser Uc_ControlEntry itsaccesspoint itscmer reqredsecuritycrd() redsecuritycrd() reqtkesnpshot() vlidtesecuritycrd(crdsttus = Vlid) displycrdsttus(crdsttus = Vlid) reqscnbiometricdt() scnbiometricdt() uthentictebiometricdt(authentictionsttus = Authenticted) Uc_Cmer itsuc_controlentry Uc_Door displyauthentictionsttus(authentictionsttus = Authenticted) puc_controlentry pcmer pdoor puc_controlentry requnlockaccesspoint() Uc_User Uc_Admin tm(000) puc_controlentry puser padmin puc_controlentry evaccesspointunlocked() 5
16 Model-Bsed Systems Engineering (Hrmony/SE ) Design Synthesis Model / Requirements Repository System Requirements Executble Use Cse Model(s) Use Cse Scenrios (Blck-Box) System Requirements Architecturl Anlysis Model(s) UC Activity Digrm(s) (Blck-Box) Use Cse Scenrios (Blck-Box) System Architecture Model (Bseline) Scenrios (White-Box) Links providing trcebility to originl requirements System Functionl Anlysis (Use Cse-Bsed) System Opertions Design Synthesis Repeted for ech Level of System Architecture Decomposition Architecturl Anlysis (Trde Study) Architecturl Concept Architecturl Design Allocted System Opertions Detiled Architecturl Design HW/SW Development SRS (Bseline) Architecturl Anlysis Architecturl Design Detiled Architecturl Design Elborte Architecturl Concept (Trde Study) Allocte Non-Functionl Req s to Prts [Next Use Cse] [Next Level of Decomposition] Decompose UC Blck-Box Sequence Digrms [Next Use Cse] Define Prts of Decomposition Hierrchy Allocte System-Level Opertions to Prts [else] [else] [else] Define Ports nd Interfces The focus of the Design Synthesis phse is on the development of system rchitecture cpble of performing the required functions within the limits of the prescribed performnce constrints. Define Lef Blocks Stte-Bsed Behvior Verify System Architecture Model 6
17 Architecturl Design Alloction of System-Level Opertions to Subsystems (Decomposition Level ) Subsystem Subsystem 2 Subsystem 3 Use Cse Blck-Box Activity Digrm Use Cse White-Box Activity Digrm 7
18 Detiled Architecturl Design Decomposition of UC Blck-Box Scenrios nd Definition of Ports / Interfces Use Cse Scenrio SuD Internl Block Digrm itsa itssud itssud Blck Box itsa reqopertion4 psud pa reqopertion opertion opertion2 opertion3 itssud itsa itsss itsss2 itsss White Box itsa reqopertion4 psud pa reqopertion2 opertion2 itsss2 reqopertion reqopertion3 opertion opertion3 pa pss2 pss 8
19 Architecture Model Verifiction nd Vlidtion Through Model Execution Exmple: Security System (ref. Rhpsody Deskbook Rel. 3.0) itsuser SecuritySystem. CrdReder_Entry SecuritySystem. CrdReder_Exit SecuritySystem. itsfingerprintscnner SecuritySystem. itssecsyscontroller itsaccesspoint itscmer itsadmin reqredsecuritycrd() redsecuritycrd() reqvlidtesecuritycrd() reqtkesnpshot() vlidtesecuritycrd(crdsttus = Vlid) displycrdsttus(crdsttus = Vlid) reqdisplycrdsttus(crdsttus = Vlid) reqenblebiometricscn() reqscnbiometricdt() scnbiometricdt() uthentictebiometricdt(authentictionsttus = Authenticted) displyauthentictionsttus(authentictionsttus = Authenticted) reqsetauthentictionsttus(authentictionsttus = Authenticted) reqdisblebiometricscn() requnlockaccesspoint() IBD_SecuritySystem itssecuritysystem evaccesspointunlocked() tm(000) itsuser pcrdreder_entry pcrdreder_exit puser_entry puser_exit CrdReder_Entry puser psecsyscontroller CrdR eder_exit puser psecsyscontroller itssecsyscontroller pcrdreder_entry paccesspoint pcrdreder_exit pcmer paccesspoint pcmer itsaccesspoint psecsyscontroller itscmer psecsyscontroller tm(5000) reqlockaccesspoint() evaccesspointlocked() tm(000) pfingerprintscnner itsfingerprintscnner puser_fpscn puser psecsyscontroller pfingerprintscnner padmin padmin itsadmin psecsyscontroller 9
20 Model-Bsed Systems Engineering (Hrmony/SE ) Stkeholder Requirements Stkeholder Requirements Model / Requirements Repository System Requirements System Use Cses System Requirements Executble Use Cse Model(s) Use Cse Scenrios (Blck-Box) System Requirements Architecturl Anlysis Model(s) UC Activity Digrm(s) (Blck-Box) Requirements Anlysis System Use Cses System Functionl Anlysis (Use Cse-Bsed) System Opertions Design Synthesis Repeted for ech Level of System Architecture Decomposition Architecturl Anlysis (Trde Study) Architecturl Concept Architecturl Design SRS (Drft) SRS (Bseline) Use Cse Scenrios (Blck-Box) System Architecture Model (Bseline) Scenrios (White-Box) Links providing trcebility to originl requirements Allocted System Opertions Detiled Architecturl Design HW/SW Development 20
21 Model-Bsed Systems Engineering Integrted System / Embedded Softwre Development Process Hrmony Fundmentls of Model-Bsed Systems Engineering ( Hrmony/SE ) - Essentil SysML Artifcts - Service Request-Driven Modeling Approch Tsk Flow nd Work Products in Hrmony/SE Systems Engineering Hndoff to Hrdwre nd Softwre Development 2
22 Systems Engineering Hndoff to Hrdwre nd Softwre Development In model-driven development the key rtifct of the hndoff from systems engineering to the subsequent system development is the bselined executble model. This model is the repository from which specifiction documents (e.g. HW/SW Requirements Specifictions, ICDs, ) re generted. Scope nd content of the hnd-off is dependent on the chrcteristics of the project nd the orgniztionl structure systems engineering is embedded. 22
23 Systems Engineering Hndoff to Hrdwre nd Softwre Development If the System under Development (SuD) is ll softwre, systems engineering my stop t the functionl nlysis level. In this cse, the hnd-off will be executble use cse models. From the orgniztionl point of view, if there is seprtion between systems engineering nd subsystems engineering, then systems engineering my stop t the first level of system rchitecture decomposition. In this cse the hnd-off will be composed of relevnt executble subsystem models. If systems engineers hnd-off their specifictions directly to HW/SW development, then the hnd-off will be the respective executble HW nd/or SW component models. 23
24 Systems Engineering Hndoff to Hrdwre nd Softwre Development The hnd-off pckges typiclly re composed of: Bselined executble configurtion item (CI) model(s) Definition of CI-llocted opertions including links to the ssocited system functionl nd performnce requirements Definition of CI ports nd logicl interfces Definition of CI behvior, cptured in sttechrt digrm Test scenrios, derived from system-level use cse scenrios CI-llocted non-functionl requirements 24
25 Model-Bsed Systems Engineering System Chnges Stkeholder Requirements Systems Engineering Hrmony/SE Integrted Systems / Embedded Softwre Development Process Hrmony Model / Requirements Repository Stkeholder Requirements Stkeholder Requirements System Requirements Use Cse Model System Requirements Executble Use Cse Model(s) Use Cse Scenrios (Blck-Box) System Requirements Architecturl Anlysis Model(s) UC Activity Digrm(s) (Blck-Box) Requirements Anlysis System Use Cses System Functionl Anlysis (Use Cse-Bsed) System Opertions Design Synthesis Repeted for ech Level of System Architecture Decomposition Architecturl Anlysis (Trde Study) Architecturl Concept Architecturl Design SRS (Drft) SRS (Bseline) Requirements Requirements & Anlysis Test Scenrios System Functionl Anlysis Design Synthesis SE / ESW Hnd-off SW Anlysis & Design Model / Requirements Repository SW Implementtion & Unit Test System Acceptnce Embedded SW Engineering Hrmony/ESW (Sub-)System Integrtion & Test Module Integrtion & Test Use Cse Scenrios (Blck-Box) System Architecture Model (Bseline) Scenrios (White-Box) Allocted System Opertions Detiled Architecturl Design Links providing trcebility to originl requirements HW/SW Design Logicl ICDs HW/SW Req Specs incl. Test Scenrios 25
Tool Vendor Perspectives SysML Thus Far
Frontiers 2008 Pnel Georgi Tec, 05-13-08 Tool Vendor Perspectives SysML Thus Fr Hns-Peter Hoffmnn, Ph.D Chief Systems Methodologist Telelogic, Systems & Softwre Modeling Business Unit Peter.Hoffmnn@telelogic.com
More informationA Formalism for Functionality Preserving System Level Transformations
A Formlism for Functionlity Preserving System Level Trnsformtions Smr Abdi Dniel Gjski Center for Embedded Computer Systems UC Irvine Center for Embedded Computer Systems UC Irvine Irvine, CA 92697 Irvine,
More informationSoC Architecture Design Approaches
Wireless Informtion Trnsmission System Lb. SoC Architecture Design Approches Hung-Chih Ching Institute of Communictions Engineering Ntionl Sun Yt-sen University IP-Bsed System IC Design Block-Bsed Architecture
More informationAn Object-Oriented Software Development Framework for Autonomous Decentralized Systems*
An Object-Oriented Softwre Development Frmework for Autonomous Decentrlized Systems* Stephen S. Yu' Deprtment of Computer Science nd Engineering Arhon Stte University Tempe, AZ 85287-5406, USA Keunhyuk
More informationComputer-Aided Multiscale Modelling for Chemical Process Engineering
17 th Europen Symposium on Computer Aided Process Engineesing ESCAPE17 V. Plesu nd P.S. Agchi (Editors) 2007 Elsevier B.V. All rights reserved. 1 Computer-Aided Multiscle Modelling for Chemicl Process
More informationHow to Design REST API? Written Date : March 23, 2015
Visul Prdigm How Design REST API? Turil How Design REST API? Written Dte : Mrch 23, 2015 REpresenttionl Stte Trnsfer, n rchitecturl style tht cn be used in building networked pplictions, is becoming incresingly
More informationBest Practices for Model-Based Systems Engineering
Seminar / Workshop Best Practices for Model-Based Systems Engineering Hans-Peter Hoffmann, Ph.D. Chief Systems Methodologist, IBM Rational Software hoffmape@us.ibm.com Overview Successfully delivering
More informationOperational Verification. 21 AUG 2018 VMware Validated Design 4.3 VMware Validated Design for Software-Defined Data Center 4.3
Opertionl Verifiction 21 AUG 2018 VMwre Vlidted Design 4.3 VMwre Vlidted Design for Softwre-Defined Dt Center 4.3 Opertionl Verifiction You cn find the most up-to-dte technicl documenttion on the VMwre
More informationIt consists of two cold rooms, each with their own evaporator but sharing the same cooling flui d R134a system ( compressor, condenser...).
This system llows study of refrigertion systems implementtion of rmodyn mic clcultions pplied to refrigertion Its uniqueness is tht it is fully controllble vi Internet directly from web browser like Internet
More informationConformance Testing of Priority Inheritance Protocols
Conformnce Testing of Priority Inheritnce Protocols D. Zöel nd D. Polock Universität Kolenz Lndu Universitätsstr. 5675 Kolenz, Germny zoeel@uni kolenz.de http://www.uni kolenz.de/ grt/ Grnd April, 3 Contents
More informationCOMMON HALF YEARLY EXAMINATION DECEMBER 2018
li.net i.net li.net i.net li.net i.net li.net i.net li.net i.net li.net i.net li.net i.net li.net i.net li.net i.net.pds.pds COMMON HALF YEARLY EXAMINATION DECEMBER 2018 STD : XI SUBJECT: COMPUTER SCIENCE
More informationc360 Add-On Solutions
c360 Add-On Solutions Functionlity Dynmics CRM 2011 c360 Record Editor Reltionship Explorer Multi-Field Serch Alerts Console c360 Core Productivity Pck "Does your tem resist using CRM becuse updting dt
More informationAutomated and Quality-driven Requirements Engineering
Automted nd Qulity-driven Requirements Engineering Rolf Drechsler Mthis Soeken Robert Wille Deprtment of Mmtics nd Computer Science, University of Bremen, Germny Cyber-Physicl Systems, DFKI GmbH, Bremen,
More informationScenarios. VMware Validated Design for IT Automating IT 4.0 EN
Scenrios VMwre Vlidted Design for IT Automting IT 4.0 This document supports the version of ech product listed nd supports ll susequent versions until the document is replced y new edition. To check for
More informationData Flow on a Queue Machine. Bruno R. Preiss. Copyright (c) 1987 by Bruno R. Preiss, P.Eng. All rights reserved.
Dt Flow on Queue Mchine Bruno R. Preiss 2 Outline Genesis of dt-flow rchitectures Sttic vs. dynmic dt-flow rchitectures Pseudo-sttic dt-flow execution model Some dt-flow mchines Simple queue mchine Prioritized
More information16 Bit Software Tools ADDU-21xx-PC-1 Code Generation and Simulation
16 Bit Softwre Tools ADDU-21xx-PC-1 Code Genertion nd Simultion ADDS-21xx-PC-1 Version 6.1 Contents The entire softwre cretion tool chin in one pckge System Builder Assembler C Compiler Linker Softwre
More informationScenarios. VMware Validated Design 4.0 VMware Validated Design for IT Automating IT 4.0
Scenrios VMwre Vlidted Design 4.0 VMwre Vlidted Design for IT Automting IT 4.0 Scenrios You cn find the most up-to-dte technicl documenttion on the VMwre wesite t: https://docs.vmwre.com/ If you hve comments
More informationAn introduction to model checking
An introduction to model checking Slide 1 University of Albert Edmonton July 3rd, 2002 Guy Trembly Dépt d informtique UQAM Outline Wht re forml specifiction nd verifiction methods? Slide 2 Wht is model
More informationOMG, Real Time Embedded Distributed Object Systems Workshop. Arlington, USA, July 15-18, 2002
OMG, Rel Time Embedded Distributed Object Systems Workshop. Arlington, USA, July 15-18, 2002 The DSSV Methodology: High Level Vlidtion of CORBA Architecture using Discrete Event Simultion Approch. Emmnuelle
More informationvcloud Director Tenant Portal Guide vcloud Director 9.1
vcloud Director Tennt Portl Guide vcloud Director 9.1 You cn find the most up-to-dte technicl documenttion on the VMwre website t: https://docs.vmwre.com/ If you hve comments bout this documenttion, submit
More informationTransitioning to NEMSIS 3
TRANSITIONING TO NEMSIS 3 LOCAL EMS SERVICES 1 Trnsitioning to NEMSIS 3 Resources for Locl EMS Services TRANSITIONING TO NEMSIS 3 LOCAL EMS SERVICES 2 Index Getting Strted FAQs for Leders Trnsition Checklist
More informationReadings : Computer Networking. Outline. The Next Internet: More of the Same? Required: Relevant earlier meeting:
Redings 15-744: Computer Networking L-14 Future Internet Architecture Required: Servl pper Extr reding on Mobility First Relevnt erlier meeting: CCN -> Nmed Dt Network 2 Outline The Next Internet: More
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-232 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationAn Integrated Simulation System for Human Factors Study
An Integrted Simultion System for Humn Fctors Study Ying Wng, Wei Zhng Deprtment of Industril Engineering, Tsinghu University, Beijing 100084, Chin Foud Bennis, Dmien Chblt IRCCyN, Ecole Centrle de Nntes,
More informationInverting Martin Synthesis for Verification
Inverting Mrtin Synthesis for Verifiction Stephen Longfield, Jr., Rjit Mnohr School of Electricl nd omputer Engineering ornell University, Ithc, NY, 14853, U.S.A. Emil: {slongfield, rjit}@csl.cornell.edu
More informationECEN 468 Advanced Logic Design Lecture 36: RTL Optimization
ECEN 468 Advnced Logic Design Lecture 36: RTL Optimiztion ECEN 468 Lecture 36 RTL Design Optimiztions nd Trdeoffs 6.5 While creting dtpth during RTL design, there re severl optimiztions nd trdeoffs, involving
More informationSage CRM 2018 R1 Software Requirements and Mobile Features. Updated: May 2018
Sge CRM 2018 R1 Softwre Requirements nd Mobile Fetures Updted: My 2018 2018, The Sge Group plc or its licensors. Sge, Sge logos, nd Sge product nd service nmes mentioned herein re the trdemrks of The Sge
More informationScenarios for IT Automating IT. 21 AUG 2018 VMware Validated Design 4.3 VMware Validated Design for IT Automating IT 4.3
Scenrios for IT Automting IT 21 AUG 2018 VMwre Vlidted Design 4.3 VMwre Vlidted Design for IT Automting IT 4.3 Scenrios for IT Automting IT You cn find the most up-to-dte technicl documenttion on the VMwre
More informationScenarios. VMware Validated Design for IT Automating IT EN
Scenrios VMwre Vlidted Design for IT Automting IT 3.0.2 This document supports the version of ech product listed nd supports ll susequent versions until the document is replced y new edition. To check
More informationAn Overview of PDF/X. Dov Isaacs Principal Scientist, Workflow & Interoperability Chair, ISO TC130 WG2/TF2, PDF/X April 27, 2011
An Overview of PDF/X Dov Iscs Principl Scientist, Workflow & Interoperbility Chir, ISO TC130 WG2/TF2, PDF/X April 27, 2011 PDF s n Adobe File Formt 1993 to 2008 PDF formt introduced by Adobe with Acrobt
More informationCompatibility Testing - A Must Do of the Web Apps. By Premalatha Shanmugham & Kokila Elumalai
Comptibility Testing - A Must Do of the Web Apps By Premlth Shnmughm & Kokil Elumli Agend The Need The Impct The Chllenges The Strtegy The Checklist Metrics Inferences The Rod Ahed 2 2012 Indium Softwre
More informationCoprocessor memory definition. Loic Pallardy / Arnaud Pouliquen
Coprocessor memory definition Loic Pllrdy / Arnud Pouliquen Objective 2 The gol of following slides is to sum up on-going discussion in OpenAP weekly bout Remoteproc/Rpmsg memory lloction. Following proposl
More informationAbout the Finite Element Analysis for Beam-Hinged Frame. Duan Jin1,a, Li Yun-gui1
Advnces in Engineering Reserch (AER), volume 143 6th Interntionl Conference on Energy nd Environmentl Protection (ICEEP 2017) About the Finite Element Anlysis for Bem-Hinged Frme Dun Jin1,, Li Yun-gui1
More informationStep-Voltage Regulator Model Test System
IEEE PES GENERAL MEETING, JULY 5 Step-Voltge Regultor Model Test System Md Rejwnur Rshid Mojumdr, Pblo Arboley, Senior Member, IEEE nd Cristin González-Morán, Member, IEEE Abstrct In this pper, 4-node
More informationIn the last lecture, we discussed how valid tokens may be specified by regular expressions.
LECTURE 5 Scnning SYNTAX ANALYSIS We know from our previous lectures tht the process of verifying the syntx of the progrm is performed in two stges: Scnning: Identifying nd verifying tokens in progrm.
More informationStates and Statecharts. Outline
Outline Introduction Sttes Finite Automt Useful Fetures of FSA Sttechr t Bsics Sttechr t Exmples Conclusions Introduction Gols 1. Understnd stte s n mjor modeling component 2. Review finite utomt, for
More informationUpgrade. 13 FEB 2018 VMware Validated Design 4.2 VMware Validated Design for Software-Defined Data Center 4.2
Upgrde 13 FEB 2018 VMwre Vlidted Design 4.2 VMwre Vlidted Design for Softwre-Defined Dt Center 4.2 Upgrde You cn find the most up-to-dte technicl documenttion on the VMwre wesite t: https://docs.vmwre.com/
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-245 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationFile Manager Quick Reference Guide. June Prepared for the Mayo Clinic Enterprise Kahua Deployment
File Mnger Quick Reference Guide June 2018 Prepred for the Myo Clinic Enterprise Khu Deployment NVIGTION IN FILE MNGER To nvigte in File Mnger, users will mke use of the left pne to nvigte nd further pnes
More informationMigrating vrealize Automation to 7.3 or March 2018 vrealize Automation 7.3
Migrting vrelize Automtion to 7.3 or 7.3.1 15 Mrch 2018 vrelize Automtion 7.3 You cn find the most up-to-dte technicl documenttion on the VMwre website t: https://docs.vmwre.com/ If you hve comments bout
More informationvcloud Director Tenant Portal Guide vcloud Director 9.0
vcloud Director Tennt Portl Guide vcloud Director 9.0 vcloud Director Tennt Portl Guide You cn find the most up-to-dte technicl documenttion on the VMwre We site t: https://docs.vmwre.com/ The VMwre We
More informationMcAfee Network Security Platform
10/100/1000 Copper Active Fil-Open Bypss Kit Guide Revision E McAfee Network Security Pltform This document descries the contents nd how to instll the McAfee 10/100/1000 Copper Active Fil-Open Bypss Kit
More informationFault injection attacks on cryptographic devices and countermeasures Part 2
Fult injection ttcks on cryptogrphic devices nd countermesures Prt Isrel Koren Deprtment of Electricl nd Computer Engineering University of Msschusetts Amherst, MA Countermesures - Exmples Must first detect
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-208 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More information5 Regular 4-Sided Composition
Xilinx-Lv User Guide 5 Regulr 4-Sided Composition This tutoril shows how regulr circuits with 4-sided elements cn be described in Lv. The type of regulr circuits tht re discussed in this tutoril re those
More informationSTANDARD THIRD ANGLE PROJECTION DO NOT SCALE DRAWING
NOTES: UNLESS OTHERWISE SPECIFIED. CORNERS DRWN SHRP TO BE R.005 MXIMUM. 2. EXTERIOR SURFCE TEXTURE TO BE LIGHT EDM FINISH. EQUIVLENT TO MT-020. 3. INTERIOR SURFCE TEXTURE TO BE: NONE 4. LL INSIDE RDII.00R.
More informationVer 1.2. Radiation Hardened Bidirectional Multipurpose Transceiver. Datasheet. Part Number:B54ACS164245SARH
Ver 1.2 Rdition Hrdened Bidirectionl Multipurpose Trnsceiver Dtsheet Prt Number:B54ACS164245SARH 1 Pge of Revise Control Version No. Publish Time Revised Chpter Revise Introduction Note 1.1 2016-08-15
More informationDigital Signal Processing: A Hardware-Based Approach
Digitl Signl Processing: A Hrdwre-Bsed Approch Roert Esposito Electricl nd Computer Engineering Temple University troduction Teching Digitl Signl Processing (DSP) hs included the utilition of simultion
More informationIZT DAB ContentServer, IZT S1000 Testing DAB Receivers Using ETI
IZT DAB ContentServer, IZT S1000 Testing DAB Receivers Using ETI Appliction Note Rel-time nd offline modultion from ETI files Generting nd nlyzing ETI files Rel-time interfce using EDI/ETI IZT DAB CONTENTSERVER
More informationQubit allocation for quantum circuit compilers
Quit lloction for quntum circuit compilers Nov. 10, 2017 JIQ 2017 Mrcos Yukio Sirichi Sylvin Collnge Vinícius Fernndes dos Sntos Fernndo Mgno Quintão Pereir Compilers for quntum computing The first genertion
More informationSynchronizability of Conversations Among Web Services
1 Synchronizbility of Converstions Among Web Services Xing Fu, Tevfik Bultn, Jinwen Su Abstrct We present frmework for nlyzing interctions mong web services tht communicte with synchronous messges. We
More informationTopic: Software Model Checking via Counter-Example Guided Abstraction Refinement. Having a BLAST with SLAM. Combining Strengths. SLAM Overview SLAM
Hving BLAST with SLAM Topic: Softwre Model Checking vi Counter-Exmple Guided Abstrction Refinement There re esily two dozen SLAM/BLAST/MAGIC ppers; I will skim. # # Theorem Proving Combining Strengths
More informationLexical Analysis: Constructing a Scanner from Regular Expressions
Lexicl Anlysis: Constructing Scnner from Regulr Expressions Gol Show how to construct FA to recognize ny RE This Lecture Convert RE to n nondeterministic finite utomton (NFA) Use Thompson s construction
More informationToward Self-Referential Autonomous Learning of Object and Situation Models
Cogn Comput (2016) 8:703 719 DOI 10.1007/2559-016-9407-7 Towrd Self-eferentil Autonomous Lerning of Object nd Sitution Models Florin Dmerow 1 Andres Knobluch 2,3 Ursul Körner 3 Julin Eggert 3 Edgr Körner
More informationPerformance analysis of QoS mechanisms in IP networks
University of Wollongong Reserch Online Fculty of Informtics - Ppers (Archive) Fculty of Engineering nd Informtion Sciences 2000 Performnce nlysis of QoS mechnisms in IP networks D. Ji University of Wollongong
More informationVoluntary Product Accessibility Template. Summary Table Voluntary Product Accessibility Template
U.S. Generl Services Administrtion Dte: 11/2/2015 Nme of Product: MindView 6 Voluntry Product Accessibility Templte Version 1.2 Summry Tble Voluntry Product Accessibility Templte Criteri Section 1194.21
More informationWelch Allyn CardioPerfect Workstation Installation Guide
Welch Allyn CrdioPerfect Worksttion Instlltion Guide INSTALLING CARDIOPERFECT WORKSTATION SOFTWARE & ACCESSORIES ON A SINGLE PC For softwre version 1.6.6 or lter For network instlltion, plese refer to
More informationDiscovering Program s Behavioral Patterns by Inferring Graph-Grammars from Execution Traces
Discovering Progrm s Behviorl Ptterns by Inferring Grph-Grmmrs from Execution Trces Chunying Zho 1, Keven Ates 1, Jun Kong 2, Kng Zhng 1 1 The University of Texs t Dlls {cxz051000, tescomp, kzhng }@utdlls.edu
More informationFunctor (1A) Young Won Lim 8/2/17
Copyright (c) 2016-2017 Young W. Lim. Permission is grnted to copy, distribute nd/or modify this document under the terms of the GNU Free Documenttion License, Version 1.2 or ny lter version published
More informationUpgrade. 17 JUL 2018 VMware Validated Design 4.3 VMware Validated Design for Software-Defined Data Center 4.3
Upgrde 17 JUL 2018 VMwre Vlidted Design 4.3 VMwre Vlidted Design for Softwre-Defined Dt Center 4.3 Upgrde You cn find the most up-to-dte technicl documenttion on the VMwre wesite t: https://docs.vmwre.com/
More informationMonitoring and Alerting. 27 MAR 2018 VMware Validated Design 4.2 VMware Validated Design for Software-Defined Data Center 4.2
Monitoring nd ing 27 MAR 2018 VMwre Vlidted Design 4.2 VMwre Vlidted Design for Softwre-Defined Dt Center 4.2 Monitoring nd ing You cn find the most up-to-dte technicl documenttion on the VMwre wesite
More informationCS 430 Spring Mike Lam, Professor. Parsing
CS 430 Spring 2015 Mike Lm, Professor Prsing Syntx Anlysis We cn now formlly descrie lnguge's syntx Using regulr expressions nd BNF grmmrs How does tht help us? Syntx Anlysis We cn now formlly descrie
More informationFunctor (1A) Young Won Lim 10/5/17
Copyright (c) 2016-2017 Young W. Lim. Permission is grnted to copy, distribute nd/or modify this document under the terms of the GNU Free Documenttion License, Version 1.2 or ny lter version published
More informationMonitoring and Alerting. 19 SEP 2017 VMware Validated Design 4.1 VMware Validated Design for Software-Defined Data Center 4.1
Monitoring nd ing 19 SEP 2017 VMwre Vlidted Design 4.1 VMwre Vlidted Design for Softwre-Defined Dt Center 4.1 Monitoring nd ing You cn find the most up-to-dte technicl documenttion on the VMwre wesite
More informationVisual IoT/Robotics Programming Language in -Calculus
2017 IEEE 13th Interntionl Symposium on Autonomous Decentrlized Systems Visul IoT/Robotics Progrmming Lnguge in -Clculus Gennro De Luc nd Yinong Chen School of Computing, Informtics nd Decision Systems
More informationA Model-Based Transformation Method to Design PLC-Based Control of Discrete Automated Manufacturing Systems
A Model-Bsed Trnsformtion Method to Design PLC-Bsed Control of Discrete Automted Mnufcturing Systems Yssine Qmsne, Mhmoud El Hmloui, Abdelouhed Tjer nd Alexndre Philippot LGECoS, ENSA, Cdi Ayyd University,
More informationScalable extensible middleware framework for context-aware mobile applications (SCAMMP)
Sclble extensible middlewre frmework for context-wre mobile pplictions (SCAMMP) Hssn Sbeyti 1, Mohmd Mlli 1, Khlid Al-Tht 2, Ahmd Fdlllh 1, nd Mohmd Youssef 3 1 Fculty of Computer Studies, Arb Open University,
More informationAddress/Data Control. Port latch. Multiplexer
4.1 I/O PORT OPERATION As discussed in chpter 1, ll four ports of the 8051 re bi-directionl. Ech port consists of ltch (Specil Function Registers P0, P1, P2, nd P3), n output driver, nd n input buffer.
More informationProceedings of the 2008 Winter Simulation Conference S. J. Mason, R. R. Hill, L. Mönch, O. Rose, T. Jefferson, J. W. Fowler eds.
Proceedings of the 2008 Wer Simultion Conference S. J. Mson, R. R. Hill, L. Mönch, O. Rose, T. Jefferson, J. W. Fowler eds. PLCStudio: SIMULATION BASED PLC CODE VERIFICATION Sng C. Prk, Chng Mok Prk, nd
More informationJava for Flight Software
Jv for Flight Softwre Edwrd G. Benowitz, Albert E Niessner Jet Propulsion Lbortory, Clifomi nstitute of Technology 4800 Ok Grove Drive Psden, CA 909 { Edwrd.G.Benowitz, Albert.F.Niessner } @jpl.ns.gov
More informationStreams on Wires A Query Compiler for FPGAs
Strems on Wires A Query Compiler for FPGAs Rene Mueller rene.mueller@inf.ethz.ch Jens Teubner jens.teubner@inf.ethz.ch Gustvo Alonso lonso@inf.ethz.ch Systems Group, Deprtment of Computer Science, ETH
More informationStained Glass Design. Teaching Goals:
Stined Glss Design Time required 45-90 minutes Teching Gols: 1. Students pply grphic methods to design vrious shpes on the plne.. Students pply geometric trnsformtions of grphs of functions in order to
More informationthis grammar generates the following language: Because this symbol will also be used in a later step, it receives the
LR() nlysis Drwcks of LR(). Look-hed symols s eplined efore, concerning LR(), it is possile to consult the net set to determine, in the reduction sttes, for which symols it would e possile to perform reductions.
More informationImproved Clock-Gating through Transparent Pipelining
2. Improved Clock-Gting through Trnsprent Pipelining Hns M. Jcobson IM T.J. Wtson Reserch Center, Yorktown, NY. hnsj@us.ibm.com STRCT This pper re-exmines the well estblished clocking principles of pipelines.
More informationUT1553B BCRT True Dual-port Memory Interface
UTMC APPICATION NOTE UT553B BCRT True Dul-port Memory Interfce INTRODUCTION The UTMC UT553B BCRT is monolithic CMOS integrted circuit tht provides comprehensive MI-STD- 553B Bus Controller nd Remote Terminl
More informationLecture 10 Evolutionary Computation: Evolution strategies and genetic programming
Lecture 10 Evolutionry Computtion: Evolution strtegies nd genetic progrmming Evolution strtegies Genetic progrmming Summry Negnevitsky, Person Eduction, 2011 1 Evolution Strtegies Another pproch to simulting
More informationVerification of Floating-Point Adders
Verifiction of Floting-Point Adders Yirng-An Chen nd Rndl E. Brynt ychen+@cs.cmu.edu brynt+@cs.cmu.edu Computer cience Dept. Crnegie Mellon Univ. Pittsburgh PA 15213 Abstrct. The floting-point(fp) division
More informationJCM TRAINING OVERVIEW DBV Series DBV-500 Banknote Validator
November, 2016 JCM TRAINING OVERVIEW DBV Series DBV-500 Bnknote Vlidtor Phone (800) 683-7248 (702) 651-0000 Fx (702) 651-0214 E-mil support@jcmglobl.com www.jcmglobl.com 1 DBV-500 Bnknote Vlidtor Tble
More informationscalable extensible middleware framework for context-aware mobile applications (SCAMMP)
sclble extensible middlewre frmework for context-wre mobile pplictions (SCAMMP) Hssn Sbeyti 1, Mohmd Mlli 1, Ahmd Fdlllh 1, Khlid Al-Tht 2, nd Mohmd Youssef 3 1 Fculty of Computer Studies, Arb Open University,
More informationOn components with explicit protocols satisfying a notion of correctness by construction
On components with explicit protocols stisfying notion of correctness by construction Andrés Frís nd Mrio Südholt Déprtement Informtique École des Mines de Nntes 4, rue Alfred Kstler BP 20722 F-44307 Nntes
More informationHP Unified Functional Testing
HP Unified Functionl Testing Softwre Version: 11.50 Enter the operting system(s), e.g. Windows Tutoril for GUI Testing Document Relese Dte: Decemer 2012 Softwre Relese Dte: Decemer 2012 Legl Notices Wrrnty
More informationCMSC 331 First Midterm Exam
0 00/ 1 20/ 2 05/ 3 15/ 4 15/ 5 15/ 6 20/ 7 30/ 8 30/ 150/ 331 First Midterm Exm 7 October 2003 CMC 331 First Midterm Exm Nme: mple Answers tudent ID#: You will hve seventy-five (75) minutes to complete
More informationUniversal Data Element Framework (UDEF) for Enterprise Integration
Universl Dt Element Frmework (UDEF) for Enterprise Integrtion Version.0 Mrch 0, 00 Mr 00 v.0 Universl Dt Element Frmework Slide The Problem - Overlpping Stndrds CM STD EIA-836 STEP X/EDIFACT Other Dt Stndrds
More informationLecture Overview. Knowledge-based systems in Bioinformatics, 1MB602. Procedural abstraction. The sum procedure. Integration as a procedure
Lecture Overview Knowledge-bsed systems in Bioinformtics, MB6 Scheme lecture Procedurl bstrction Higher order procedures Procedures s rguments Procedures s returned vlues Locl vribles Dt bstrction Compound
More informationSimrad ES80. Software Release Note Introduction
Simrd ES80 Softwre Relese 1.3.0 Introduction This document descries the chnges introduced with the new softwre version. Product: ES80 Softwre version: 1.3.0 This softwre controls ll functionlity in the
More informationZenoss Core Installation Guide
Zenoss Core Instlltion Guide Relese 6.1.0 Zenoss, Inc. www.zenoss.com Zenoss Core Instlltion Guide Copyright 2018 Zenoss, Inc. All rights reserved. Zenoss, Own IT, nd the Zenoss logo re trdemrks or registered
More informationZenoss Resource Manager Installation Guide
Zenoss Resource Mnger Instlltion Guide Relese 6.1.1 Zenoss, Inc. www.zenoss.com Zenoss Resource Mnger Instlltion Guide Copyright 2018 Zenoss, Inc. All rights reserved. Zenoss, Own IT, nd the Zenoss logo
More informationIntroduction to CMOS VLSI Design. Lecture 2: MIPS Processor Example. David Harris. Harvey Mudd College Spring Outline
Introduction to CMOS VLSI Design Lecture 2: MIPS Processor Exmple Dvid Hrris Hrvey Mudd College Spring 24 Outline Design Prtitioning MIPS Processor Exmple Architecture Microrchitecture Logic Design Circuit
More informationA UAV Test and Development Environment Based on Dynamic System Reconfiguration
A UAV Test nd Development Environment Bsed on Dynmic System Reconfigurtion Osmh A. Rwshdeh, Grrett D. Chndler, nd Jmes E. Lumpp, Jr. University of Kentucky Deprtment of Electricl nd Computer Engineering
More informationLCI/USB LonWorks Commissioning Interface
Works Commissioning Interfce Importnt: Retin these instructions CONTENTS 1 Unpcking... 1 2 Storing... 1 3 Instlltion... 1 4 Uninstlling the USB Drivers... 8 5 Disposl... 8 1 UNPACKING Instlltion Instructions
More informationUnit #9 : Definite Integral Properties, Fundamental Theorem of Calculus
Unit #9 : Definite Integrl Properties, Fundmentl Theorem of Clculus Gols: Identify properties of definite integrls Define odd nd even functions, nd reltionship to integrl vlues Introduce the Fundmentl
More informationSage CRM 2017 R3 Software Requirements and Mobile Features. Updated: August 2017
Sge CRM 2017 R3 Softwre Requirements nd Mobile Fetures Updted: August 2017 2017, The Sge Group plc or its licensors. Sge, Sge logos, nd Sge product nd service nmes mentioned herein re the trdemrks of The
More informationEngineer To Engineer Note
Engineer To Engineer Note EE-169 Technicl Notes on using Anlog Devices' DSP components nd development tools Contct our technicl support by phone: (800) ANALOG-D or e-mil: dsp.support@nlog.com Or visit
More informationFrom Dependencies to Evaluation Strategies
From Dependencies to Evlution Strtegies Possile strtegies: 1 let the user define the evlution order 2 utomtic strtegy sed on the dependencies: use locl dependencies to determine which ttriutes to compute
More informationTECHNICAL NOTE MANAGING JUNIPER SRX PCAP DATA. Displaying the PCAP Data Column
TECHNICAL NOTE MANAGING JUNIPER SRX PCAP DATA APRIL 2011 If your STRM Console is configured to integrte with the Juniper JunOS Pltform DSM, STRM cn receive, process, nd store Pcket Cpture (PCAP) dt from
More informationMA1008. Calculus and Linear Algebra for Engineers. Course Notes for Section B. Stephen Wills. Department of Mathematics. University College Cork
MA1008 Clculus nd Liner Algebr for Engineers Course Notes for Section B Stephen Wills Deprtment of Mthemtics University College Cork s.wills@ucc.ie http://euclid.ucc.ie/pges/stff/wills/teching/m1008/ma1008.html
More informationTixeo compared to other videoconferencing solutions
compred to other videoconferencing solutions for V171026EN , unique solution on the video conferencing field Adobe Connect Web RTC Vydio for High security level, privcy Zero impct on network security policies
More informationStatic Timing Analysis for Hard Real-Time Systems
Sttic Timing Anlysis for Hrd Rel-Time Systems Reinhrd Wilhelm, Sebstin Altmeyer, Clire Burguière, Dniel Grund, Jörg Herter, Jn Reineke, Björn Wchter, nd Stephn Wilhelm Srlnd University, Srbrücken, Germny
More informationARCHITECTURES FOR TESTING DISTRIBUTED SYSTEMS
1 ARCHITECTURES FOR TESTING DISTRIBUTED SYSTEMS Andres Ulrich, Hrtmut König Siemens AG, Corporte Technology, ZT SE 1, 81739 München, Germny E-mil: ndres.ulrich@mchp.siemens.de BTU Cottus, Deprtment of
More informationIntegration of a Scenario Service in a Multimedia Messaging System
Integrtion of Scenrio Service in Multimedi Messging System Brigitte KERVELLA, Vlérie GAY nd Eric HORLAIT Université Pierre et Mrie CURIE, Institut Blise PASCAL, Lortoire MASI 4, plce Jussieu, 75252 PARIS
More information