CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010

Size: px
Start display at page:

Download "CEI-28G-VSR Channel Simulations, Validation, & Next Steps. Nathan Tracy and Mike Fogg May 18, 2010"

Transcription

1 CEI-28G-VSR Channel Simulations, Validation, & Next Steps Nathan Tracy and Mike Fogg May 18, 21

2 Summary of Contribution Updated information showing Tyco Electronics 25/28Gbps first generation modular interconnect technology demonstrator Model of interconnect has been replaced with measured test data 1mm combined channel length 2mm combined channel length Market Feedback Latest Development Activity Second generation design approach Connector performance simulation Channel models

3 Channel Description 4 pair test derived model of connector and various length channels: 25mm, 75mm or 175mm long, Nelco 4-13SI on host side (x4) 25mm long, Nelco 4-13SI on module side (x4) 25, 75 or 175mm stripline 25, 75 or 175mm stripline 25, 75 or 175mm stripline 25, 75 or 175mm stripline Host Side Measured 4 pair connector model 25mm stripline 25mm stripline 25mm stripline 25mm stripline Module Side

4 Channel Details 25, 75 or 175mm of trace 1 Ohm differential traces (5-6-5 mil) 4-13SI dielectric material.39 thickness Layer 2 or layer 5 connect (top inner or bottom inner layer) 1 microvia Gen1 Concept connector 25mm of trace 1 Ohm differential traces (5-6-5 mil) 4-13SI dielectric material.39 thickness Layer 2 or layer 5 connect (top inner layer or bottom inner) 1 microvia

5 1 st Generation Concept Pin Numbering (P4) T23 (P3) T67 (P1) L23 (P2) L67

6 Channel Performance, 1mm Trace Length S DD21 (Insertion Loss) Insertion Loss, 75mm (host) 25mm (module) -5-1 db(sdd21_trace) db(sdd21_pair4) db(sdd21_pair3) db(sdd21_pair2) db(sdd21_pair1)

7 Channel Performance, 2mm Trace Length S DD21 (Insertion Loss) Insertion Loss, 175mm (host) 25mm (module) -5-1 db(sdd21_trace) db(sdd21_pair4) db(sdd21_pair3) db(sdd21_pair2) db(sdd21_pair1)

8 Channel Performance,1mm Trace Length S DD11 /S DD22 (Return Loss) S DD11 driven from host side S DD22 driven from module side Return Loss, 75mm (host) 25mm (module) db(sdd11_pair4) db(sdd11_pair3) db(sdd11_pair2) db(sdd11_pair1) db(sdd22_pair4) db(sdd22_pair3) db(sdd22_pair2) db(sdd22_pair1)

9 Channel Performance, 2mm Trace Length S DD11 /S DD22 (Return Loss) S DD11 driven from host side S DD22 driven from module side Return Loss, 175mm (host) 25mm (module) db(sdd11_pair4) db(sdd11_pair3) db(sdd11_pair2) db(sdd11_pair1) db(sdd22_pair4) db(sdd22_pair3) db(sdd22_pair2) db(sdd22_pair1)

10 Channel Performance, 1mm Trace Length FEXT: All pair combinations shown FEXT, 75mm (host) 25mm (module) -2-4 db(fext_t67_from_t23) db(fext_t67_from_l67) db(fext_t67_from_l23) db(fext_t23_from_t67) db(fext_t23_from_l67) db(fext_t23_from_l23) db(fext_l67_from_t67) db(fext_l67_from_t23) db(fext_l67_from_l23) db(fext_l23_from_t67) db(fext_l23_from_t23) db(fext_l23_from_l67)

11 Channel Performance, 2mm Trace Length FEXT: All pair combinations shown FEXT, 175mm (host) 25mm (module) -2-4 db(fext_t67_from_t23) db(fext_t67_from_l67) db(fext_t67_from_l23) db(fext_t23_from_t67) db(fext_t23_from_l67) db(fext_t23_from_l23) db(fext_l67_from_t67) db(fext_l67_from_t23) db(fext_l67_from_l23) db(fext_l23_from_t67) db(fext_l23_from_t23) db(fext_l23_from_l67)

12 Market Feedback From Gen1 Concept/Demo General Market Feedback: Connector electrical performance seems to be acceptable for SR and VSR channels General comment that concept doesn t meet port density requirements

13 Second Generation Concept Connector Detail Design accommodates Belly to Belly application Enables 18/36 ports in a 19 rack New generation connector All modeling includes any vias, antipads and solder pads for necessary connector application

14 2nd Generation Concept Differential Impedance 12 TDR - Differential, 2ps 11 Impedance (Ohms) time, nsec Red Pair style A Blue Pair style B

15 2 nd Generation Concept, 1mm Channel Insertion Loss Insertion Loss (SDD21), All Pairs, Quattro 2 Insertion Loss (SDD21), All Pairs, 2 nd Generation db(sdd21_pair1) db(sdd21_pair2) db(sdd21_pair3) db(sdd21_pair4) db(sdd21_trace)

16 2 nd Generation Concept, 2mm Channel Insertion Loss Insertion Loss (SDD21), All Pairs, All Pairs, 2 nd Generation Quattro 2-5 db(sdd21_pair1) db(sdd21_pair2) db(sdd21_pair3) db(sdd21_pair4) db(sdd21_trace)

17 2 nd Generation Concept, 1mm Channel Return Loss S DD11 (Return Loss) Return Loss (SDD11), All Pairs, All Pairs, 2 nd Generation Quattro 2-1 db(sdd11_pair1) db(sdd11_pair2) db(sdd11_pair3) db(sdd11_pair4)

18 2 nd Generation Concept, 2mm Channel Return Loss S DD11 (Return Loss) Return Loss (SDD11), All All Pairs, Pairs, 2 nd Generation Quattro 2-1 db(sdd11_pair1) db(sdd11_pair2) db(sdd11_pair3) db(sdd11_pair4)

19 2 nd Generation Concept 1mm Channel NEXT Near Near End End Crosstalk, All All Pairs, 2 Quattro nd Generation db(next_p4_from_p3) db(next_p4_from_p2) db(next_p4_from_p1) db(next_p3_from_p4) db(next_p3_from_p2) db(next_p3_from_p1) db(next_p2_from_p4) db(next_p2_from_p3) db(next_p2_from_p1) db(next_p1_from_p4) db(next_p1_from_p3) db(next_p1_from_p2)

20 2 nd Generation Concept 2mm Channel NEXT Near Near End End Crosstalk, Crosstalk, All All Pairs, Pairs, 2 Quattro nd Generation db(next_p4_from_p3) db(next_p4_from_p2) db(next_p4_from_p1) db(next_p3_from_p4) db(next_p3_from_p2) db(next_p3_from_p1) db(next_p2_from_p4) db(next_p2_from_p3) db(next_p2_from_p1) db(next_p1_from_p4) db(next_p1_from_p3) db(next_p1_from_p2) Near End Crosstalk, All Pair, 2 nd Generation

21 2 nd Generation Concept 1mm FEXT Far Far End End Crosstalk, All All Pairs, Pairs, 2 nd Quattro2 Generation -2-4 db(fext_p4_from_p3) db(fext_p4_from_p2) db(fext_p4_from_p1) db(fext_p3_from_p4) db(fext_p3_from_p2) db(fext_p3_from_p1) db(fext_p2_from_p4) db(fext_p2_from_p3) db(fext_p2_from_p1) db(fext_p1_from_p4) db(fext_p1_from_p3) db(fext_p1_from_p2)

22 2 nd Generation Concept 2mm Channel FEXT Far End Crosstalk, All Pairs, 2 Quattro2 nd Generation -2-4 db(fext_p4_from_p3) db(fext_p4_from_p2) db(fext_p4_from_p1) db(fext_p3_from_p4) db(fext_p3_from_p2) db(fext_p3_from_p1) db(fext_p2_from_p4) db(fext_p2_from_p3) db(fext_p2_from_p1) db(fext_p1_from_p4) db(fext_p1_from_p3) db(fext_p1_from_p2)

23 Integrated Crosstalk Noise (ICN) Completed investigation into ICN Matlab.m file is complete Calculates ICN, ICR, MDFEXT, MDNEXT Results have been checked against Adam Healey s Excel File 1 Calculated Integrated Crosstalk, 2Quattro nd Gen. Concept 2.1 and QSFP and QSFP ICN Quattro 2 nd Gen. 2.1 Concept ICN QSFP Proposed Limit 1Gbps RMS ICN, Millivolts Frequency, GHz

24 ICN Calculations comparison between products including 4-13si trace effects Initial QSFP with 2mm of trace 3.8mV(rms, 1.3Gbps) 5.2mV(rms, 24Gbps) 5.2mV(rms, 28Gbps) 1 st Gen. Concept with 2mm of trace 2.2mV(rms, 1.3Gbps) 2.7mV(rms, 24Gbps) 3.3mV(rms, 28Gbps) 2 nd Gen. Concept with 2mm of trace.8mv(rms, 1.3Gbps) 1.2mV(rms, 24Gbps) 1.3mV(rms, 28Gbps) 2 nd Gen. Concept with 1mm of trace 1.6mV(rms, 28Gbps) Magnitude (db) Magnitude (db) In-Row FEXT QSFP, 1st Gen. Concept In-Row FEXT nd Gen. Concept

25 Summary A first generation technology demonstrator 28Gb/s connector has been simulated, built and tested 28Gb/s modeled-to-measured performance has been validated A second generation connector concept has been developed Performance shows improvement over first generation demonstrator Port to port density allows 18/36 ports in a 19 rack Prototypes in process

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System

MDI for 4x25G Copper and Fiber Optic IO. Quadra (CFP4 proposal) Connector System MDI for 4x25G Copper and Fiber Optic IO Quadra (CFP4 proposal) Connector System Nov 7, 2011 Nathan Tracy, TE Connectivity Tom Palkert, Molex 4x25Gb/s MDI Potential Requirements Critical Needs: Excellent

More information

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk DesignCon 2007 Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk Ravi Kollipara, Rambus, Inc. ravik@rambus.com, (650) 947-5298 Ben Chia, Rambus, Inc. Dan Oh, Rambus,

More information

Interconnect for 100G serial I/O ports

Interconnect for 100G serial I/O ports Interconnect for 100G serial I/O ports Tom Palkert, Greg Walz 1 2016 Molex All Rights Reserved. Unauthorized Reproduction/Distribution is Prohibited. Revised: May, 2017 Today @ 25Gbps lanes I/O Channel

More information

A novel method to reduce differential crosstalk in a highspeed

A novel method to reduce differential crosstalk in a highspeed DesignCon 5 A novel method to reduce differential crosstalk in a highspeed channel Kunia Aihara, Hirose Electric kaihara@hirose.com Jeremy Buan, Hirose Electric jbuan@hirose.com Adam Nagao, Hirose Electric

More information

PCI Express Gen 4 & Gen 5 Card Edge Connectors

PCI Express Gen 4 & Gen 5 Card Edge Connectors PCI Express Gen 4 & Gen 5 Card Edge Connectors Product Presentation Amphenol Information Communications ava and Commercial Products Agenda 1. Value Proposition 2. Product Overview 3. Signal Integrity Performance

More information

Channels for Consideration by the Signaling Ad Hoc

Channels for Consideration by the Signaling Ad Hoc Channels for Consideration by the Signaling Ad Hoc John D Ambrosia Tyco Electronics Adam Healey, Agere Systems IEEE P802.3ap Signaling Ad Hoc September 17, 2004 Two-Connector Topology N2 H B September,

More information

Updated 50G PAM4 C2M Simulations

Updated 50G PAM4 C2M Simulations Updated 50G PAM4 C2M Simulations Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3bs Electrical Adhoc Meeting Feb 20th, 2017 Contributor/Supporter q Rich Mellitz Samtec q Yasuo Hidaka Fujitsu A. Ghiasi IEEE 802.3

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide I N T E R C O N N E C T A P P L I C A T I O N N O T E STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide Report # 32GC001 01/26/2015 Rev 3.0 STRADA Whisper Connector

More information

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable High Speed Characterization Report DVI-29-x-x-x-xx Mated With DVI Cable REVISION DATE: 07-18-2004 TABLE OF CONTENTS Introduction... 1 Product Description... 1 Overview... 2 Results Summary... 3 Time Domain

More information

100GEL C2M Channel model Study TP0-TP1a

100GEL C2M Channel model Study TP0-TP1a 1/34 100GEL C2M Channel model Study TP0-TP1a Toshiyasu Ito November 2018, Bangkok, Thailand IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s Electrical Interface Task Force 2/34 Contents Purpose - Simulation

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E STEP-Z Connector Routing Report # 26GC001-1 February 20, 2006 v1.0 STEP-Z CONNECTOR FAMILY Copyright 2006 Tyco Electronics Corporation, Harrisburg,

More information

Report # 20GC004-1 November 15, 2000 v1.0

Report # 20GC004-1 November 15, 2000 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK HS3 Connector Routing Report # 20GC004-1 November 15, 2000 v1.0 Z-PACK HS3 6 Row 60 Position and 30 Position Connectors Copyright 2000 Tyco

More information

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005 Specifying Crosstalk Adam Healey Agere Systems May 4, 2005 Proposal Use the power-sum crosstalk (MDNEXT and MDFEXT) limits proposed by D Ambrosia et al. [1] as the normative specification for crosstalk.

More information

Understanding 3M Ultra Hard Metric (UHM) Connectors

Understanding 3M Ultra Hard Metric (UHM) Connectors 3M Electronic Solutions Division 3MUHMWEBID_100809 Understanding 3M Ultra Hard Metric (UHM) Connectors Enabling performance of next generation 2 mm Hard Metric systems 3M Electronic Solutions Division

More information

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report GT-14-19 Micro D For Differential Data Applications GMR7580-9S1BXX PCB Mount MWDM2L-9P-XXX-XX Cable Mount Revision History Rev Date Approved Description A 4/10/2014 C. Parsons/D. Armani Initial Release

More information

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss 1 Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss a new 2mm hard metric connector that has been designed

More information

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch

Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch Sophia Feng/Vincent Wen of Celestica sopfeng@celestica.com Asian IBIS Summit Shanghai, PRC November 13, 2017 Agenda Background 200GBASE-KR4

More information

Agilent Technologies Advanced Signal Integrity

Agilent Technologies Advanced Signal Integrity Agilent Technologies Advanced Signal Integrity Measurements for Next Generation High Speed Serial Standards Last Update 2012/04/24 (YS) Appendix VNA or TDR Scope? ENA Option TDR Overview USB 3.0 Cable/Connector

More information

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012 Using ADS to Post Process Simulated and Measured Models Presented by Leon Wu March 19, 2012 Presentation Outline Connector Models From Simulation Connector Models From Measurement The Post processing,

More information

Revisi&ng MCBHCB Requirements in Support of 50G/lane PAM4

Revisi&ng MCBHCB Requirements in Support of 50G/lane PAM4 Revisi&ng MCBHCB Requirements in Support of 50G/lane PAM4 Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3cd Task Force Mee@ng San Diego July 26, 2016 Background q Comment 128 was submiked on P802.3bs dram 1.4

More information

Design Guidelines for 100 Gbps - CFP2 Interface

Design Guidelines for 100 Gbps - CFP2 Interface 2014.01.16 AN-684 Subscribe This document shows an example layout design that implements a 4 x 25/28 Gbps CFP2 module interface that meets the insertion and return loss mask requirements proposed in the

More information

40GBASE-T Cabling channel MDI-to-MDI

40GBASE-T Cabling channel MDI-to-MDI 40GBASE-T Cabling channel MDI-to-MDI Chris DiMinico MC Communications/ Panduit cdiminico@ieee.org 1 802.3bq (NGBASE-T) Channel Modeling Ad Hoc 802.3bq 40GBASE-T Channel Modeling Ad Hoc initiated May Interim

More information

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA

Keysight MOI for USB Type-C Cable Assemblies Compliance Tests Using Keysight M937XA Multiport PXIe VNA Revision 1.01 Feb-24, 2017 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Cables Assemblies Compliance Tests Using Keysight For Type-C

More information

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s

EXAMAX HIGH SPEED BACKPLANE CONNECTOR SYSTEM Innovative pinless connector system delivering superior electrical performance at speeds 25 to 56Gb/s EXAMAX HIGH SPEED BACKPLANE Innovative pinless connector system delivering superior electrical performance at speeds 5 to 5Gb/s SUPPORTS MANY INDUSTRY STANDARD SPECIFICATIONS; MIGRATION PATH TO HIGHER

More information

Vertical Conductive Structures

Vertical Conductive Structures Vertical Conductive Structures A new Interconnect Technique Agenda The need for an alternative PCB technology Introduction of VeCS Technology comparison Cost comparison State of VeCS technology Application

More information

Issue with 50G PAM4 C2M Specification

Issue with 50G PAM4 C2M Specification Issue with 50G PAM4 C2M Specification Ali Ghiasi Ghiasi Quantum LLC IEEE 802.3bs Electrical Adhoc Meeting Jan 23rd, 2017 Contributor/Supporter q Rich Mellitz Samtec q Yasuo Hidaka Fujitsu A. Ghiasi IEEE

More information

Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper

Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft. White Paper Designing the Right Ethernet Interconnect to Increase High-Speed Data Transmission in Military Aircraft White Paper May 216 Abstract: Designing the right high-speed Interconnect that enables systems to

More information

Agenda TDR Measurements Using Real World Products

Agenda TDR Measurements Using Real World Products Agenda TDR Measurements Using Real World Products The Case for using both TDR and S-parameters Device Package Analysis - Measure Impedance -C-self Characterizing Device Evaluation Test board Measure Differential

More information

Feasibility of Unretimed 4x25G Host to Module cppi-4

Feasibility of Unretimed 4x25G Host to Module cppi-4 Feasibility of Unretimed 4x25G Host to Module cppi-4 Ali Ghiasi Sept 15 2011 IEEE 802.3 100GNGOPTX Study Group Chicago www.broadcom.com Overview cppi-4 architecture Proposed cppi-4 /100GCUI budget How

More information

A Design of Experiments for Gigabit Serial Backplane Channels

A Design of Experiments for Gigabit Serial Backplane Channels DesignCon 2008 A Design of Experiments for Gigabit Serial Backplane Channels Mr. Jack Carrel, Xilinx jack.carrel@xilinx.com (972) 246-0239 Mr. Bill Dempsey, Redwire Enterprises billd@redwireenterprises.com

More information

Vertical Launch Connectors

Vertical Launch Connectors Microwave Farm s Vertical Launch Connectors are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to

More information

10GBASE-KR for 40G Backplane

10GBASE-KR for 40G Backplane 1GBASE-KR for 4G Backplane Nov 7 Technology Hiroshi Takatori Hiroshi.Takatori@.us 1 Outline This contribution discusses, - Performance based on 1GBASE-KR Std - Theoretical Limit (Saltz SNR) and Time Domain

More information

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009 MECT Series Final Inch Designs in SFP+ Applications Revision Date: August 20, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group LLC COPYRIGHTS,

More information

Vertical Launch Connectors

Vertical Launch Connectors Microwave Farm s are specially designed for solderless vertical PCB launch on test & measurement board. These connectors have excellent electrical transition performance up to 26.5 GHz, 40 GHz,50 GHz &

More information

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY Jason R. Miller, Gustavo J. Blando, Roger Dame, K. Barry A. Williams and Istvan Novak Sun Microsystems, Burlington, MA 1 AGENDA Introduction

More information

CEI-28G-VSR Channel Distance and Loss Budget Requirements

CEI-28G-VSR Channel Distance and Loss Budget Requirements CEI-28G-VSR Channel Distance and Loss Budget Requirements Marco Mazzini, Gary Nicholl, Cisco OIF Technical Meeting, Hong Kong, May 11-13, 2010 Acknowledgements Joel Gorgen Pirooz Tooyserkani Ken Ly Lin

More information

OSFP Connector Cage & Cable System

OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED OSFP Connector Cage & Cable System PAGE /6 /5/7 UNRESTRICTED.0 SCOPE This Product Specification covers performance, test and quality requirements for the JPC Quad Small Form Factor

More information

100GbE Architecture - Getting There... Joel Goergen Chief Scientist

100GbE Architecture - Getting There... Joel Goergen Chief Scientist 100GbE Architecture - Getting There... Joel Goergen Chief Scientist April 26, 2005 100GbE Architecture - Getting There Joel Goergen Force10 Networks joel@force10networks.com Subject : 100GbE Architecture

More information

zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT

zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT zsfp+ (SFP28) 28 GBPS PLUGGABLE I/O INTERCONNECT The zsfp+ interconnect is currently one of the fastest single-channel I/O connectors on the market today, transferring data at 28 Gbps with possible expansion

More information

zsfp+ (Small Form-factor Pluggable Plus) 25 Gbps Interconnect System

zsfp+ (Small Form-factor Pluggable Plus) 25 Gbps Interconnect System Molex launches the first complete for serial channels, delivering unparalleled signal integrity with superior EMI protection for next-generation Ethernet and Fibre Channel applications Molex s complete

More information

AirMax VSe High Speed Backplane Connector System

AirMax VSe High Speed Backplane Connector System AirMax VSe High Speed Backplane Connector System July 2012 FCI Customer Presentation For External Use Where will AirMax VSe connectors be used & Why? More bandwidth density is being demanded from equipment

More information

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009 Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation 2 5.0 Gbps Revision Date: February 13, 2009 Copyrights and Trademarks Copyright 2009 Samtec, Inc. Developed in conjunction

More information

Revolutionary High Performance Interconnect Which Maximizes Signal Density

Revolutionary High Performance Interconnect Which Maximizes Signal Density Revolutionary High Performance Interconnect Which Maximizes Signal Density Tom Cohen and Gautam Patel Teradyne Connection Systems 44 Simon St. Nashua, New Hampshire 03060 Phone: 603-791-3383, 603-791-3164

More information

Advances in Measurement Based Transient Simulation

Advances in Measurement Based Transient Simulation Time Domain Simulation in ADS, Slide - 1 Advances in Measurement Based Transient Simulation Presented by GigaTest Labs Gary Otonari and Orlando Bell March, 2008 1 Time Domain Simulation in ADS, Slide -

More information

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal

100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal 100Gb/s Backplane/PCB Ethernet Two Channel Model and Two PHY Proposal IEEE P802.3bj 100Gb/s Backplane and Copper Cable Task Force Newport Beach Rich Mellitz, Intel Corporation Kent Lusted, Intel Corporation

More information

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1 Zero-Length Test Load Provides ideal connection

More information

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012

PDS: Rev :A STATUS:Released Printed: Jan 04, 2012 of 2 A.0 Objective This specification defines the performance, test, quality and reliability requirements of the USB3.0 Standard- A Receptacle. 2.0 Scope This specification is applicable to the termination

More information

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects

Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects 1293 Modeling and Analysis of Crosstalk between Differential Lines in High-speed Interconnects F. Xiao and Y. Kami University of Electro-Communications, Japan Abstract The crosstalk between a single-ended

More information

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation Presenter: Andrew Byers Ansoft Corporation High Performance Electronics: Technical Challenges Faster data rates in increasingly

More information

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard DensiShield Cable Assembly InfiniBand Standard CX4 Standard SI-2008-06-001 Revision 1 August-21-2008 Introduction The purpose of these tests was to show compliance of FCI s 26 AWG DensiShield cable assemblies

More information

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004

ATCA Platform Considerations for Backplane Ethernet. Aniruddha Kundu Michael Altmann Intel Corporation May 2004 ATCA Platform Considerations for Backplane Ethernet Aniruddha Kundu Michael Altmann Intel Corporation May 2004 IEEE 802.3ap Back Plane Ethernet TF Interim meeting May 2004 1 Introduction This presentation

More information

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission Test 8561 (Category 7, 2 lane) J Sawdy, Sr. SI Engineer 4/14/10 Forward The RJ45 connector is found in enterprise installations

More information

A Practical Methodology for SerDes Design

A Practical Methodology for SerDes Design A Practical Methodology for SerDes Design Asian IBIS Summit, Shanghai, China, November 14, 2018 Authors: Amy Zhang, Guohua Wang, David Zhang, Zilwan Mahmod, Anders Ekholm agenda Challenges in Traditional

More information

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2011 Samtec, Inc. Developed in conjunction with Teraspeed Consulting Group

More information

High Speed and High Power Connector Design

High Speed and High Power Connector Design High Speed and High Power Connector Design Taiwan User Conference 2014 Introduction High speed connector: Electrically small Using differential signaling Data rate >100Mbps High power connector: Static

More information

Product Specification

Product Specification SLH Series Socket, Vertical Orientation TLH Series Terminal, Vertical Orientation See www.samtec.com for more information. Page 1 1.0 SCOPE 1.1 This specification covers performance, testing and quality

More information

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK

CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 24 CHAPTER 2 NEAR-END CROSSTALK AND FAR-END CROSSTALK 2.1 INTRODUCTION The high speed digital signal propagates along the transmission lines in the form of transverse electromagnetic (TEM) waves at very

More information

SPICE Model Validation Report

SPICE Model Validation Report EQCD (DV to DV) Cable Assembly Mated with: QTE-xxx-01-x-D-A QSE-xxx-01-x-D-A Description: Cable Assembly, High Data Rate, 0.8mm Pitch Samtec, Inc. 2005 All Rights Reserved TABLE OF CONTENTS INTRODUCTION...

More information

Amphenol. Amphenol. I/O Products. High Speed Interconnects

Amphenol. Amphenol. I/O Products. High Speed Interconnects Amphenol High Speed Interconnects I/O Products Amphenol Now you re Now you re connected connected Amphenol High Speed Interconnects THE COMPANY Amphenol is a global provider of interconnect solutions to

More information

High Speed, Controlled Impedance Two-Piece Connectors (MICTOR, Micro-Strip and STEP-Z Interconnection Systems) Catalog Revised 8-04

High Speed, Controlled Impedance Two-Piece Connectors (MICTOR, Micro-Strip and STEP-Z Interconnection Systems) Catalog Revised 8-04 High Speed, Controlled Impedance Two-Piece Connectors (MICTOR, Micro-Strip and STEP-Z s) Catalog 6594 Revised 8-04 High Speed Stacking Connectors (Parallel and Right-ngle Board-to-Board) Stacking Height

More information

OIF CEI-56G Project Activity

OIF CEI-56G Project Activity OIF CEI-56G Project Activity Progress and Challenges for Next Generation 400G Electrical Links David R Stauffer Kandou Bus, SA OIF Physical & Link Layer Working Group Chair June 12, 2014 Electrical Implementation

More information

CEI-56G Signal Integrity to the Forefront

CEI-56G Signal Integrity to the Forefront CEI-56G Signal Integrity to the Forefront As the next generation of data rates beyond 28Gb/s were being contemplated a number of key questions arose; would the previously reliable NRZ (non return to zero)

More information

Verification of ICN Usability in Characterizing System Crosstalk

Verification of ICN Usability in Characterizing System Crosstalk Asian IBIS Summit Shanghai, P.R. China November 9, 212 Verification of ICN Usability in Characterizing System Crosstalk Dongxiaoqing, Huangchunxing www.huawei.com HUAWEI TECHNOLOGIES CO., LTD. ICN Definition

More information

STRADA WHISPER. Backplane Connector DATA COMMUNICATIONS /// STRADA WHISPER BACKPLANE CONNECTOR

STRADA WHISPER. Backplane Connector DATA COMMUNICATIONS /// STRADA WHISPER BACKPLANE CONNECTOR STRADA WHISPER Backplane Connector INTRODUCING STRADA Whisper Backplane Connector Blinding Speeds The STRADA Whisper backplane family was designed with your end customer s need for high-performing, high-bandwidth

More information

Amphenol High Density HDB 3 /HSB 3 Connectors

Amphenol High Density HDB 3 /HSB 3 Connectors Amphenol HDB 3 /HSB 3 Connectors TABLE OF CONTENTS Amphenol HDB 3 and HSB Connectors 3 Table of Contents..............................45 Introduction - Features, Options, Performance...............................

More information

AOZ8804A. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications

AOZ8804A. Ultra-Low Capacitance TVS Diode. Features. General Description. Applications. Typical Applications Ultra-Low Capacitance TS Diode General Description The is a transient voltage suppressor array designed to protect high speed data lines such as HDMI, USB 3.0, MDDI, SATA, and Gigabit thernet from damaging

More information

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0

I N T E R C O N N E C T A P P L I C A T I O N N O T E. Z-PACK TinMan Connector Routing. Report # 27GC001-1 May 9 th, 2007 v1.0 I N T E R C O N N E C T A P P L I C A T I O N N O T E Z-PACK TinMan Connector Routing Report # 27GC001-1 May 9 th, 2007 v1.0 Z-PACK TinMan Connectors Copyright 2007 Tyco Electronics Corporation, Harrisburg,

More information

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests

Keysight MOI for USB 2.0 Connectors & Cable Assemblies Compliance Tests Revision 1.10 October 18, 2016 Universal Serial Bus Specification Revision 2.0 Keysight Method of Implementation (MOI) for USB 2.0 Connectors and Cables Assemblies Compliance Tests Using Keysight E5071C

More information

100GEL C2M Channel Analysis Update

100GEL C2M Channel Analysis Update 100GEL C2M Channel Analysis Update Jane Lim, Cisco Pirooz Tooyserkani, Cisco Upen Reddy Kareti, Cisco Joel Goergen, Cisco Marco Mazzini, Cisco 9/5/2018 IEEE P802.3ck 100Gb/s, 200Gb/s, and 400Gb/s Electrical

More information

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics

Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Technical Note DDR2 (Point-to-Point) Package Sizes and Layout Basics Introduction Point-to-point designers face many challenges when laying out a new printed circuit board (PCB). The designer

More information

40 GbE Over 4-lane 802.3ap Compliant Backplane

40 GbE Over 4-lane 802.3ap Compliant Backplane 40 GbE Over 4-lane 802.3ap Compliant Backplane, Intel Contributors: Ted Ballou, Intel Ilango Ganga, Intel Robert Hays, Intel IEEE 802.3 HSSG November 2007 Agenda 40 GbE proposition 40 GbE system configuration

More information

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-RA Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2012, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

AXOMACH SpaceFibre HIGH DATA RATE LINKS FOR FASTER DATA TRANSMISSION

AXOMACH SpaceFibre HIGH DATA RATE LINKS FOR FASTER DATA TRANSMISSION AXOMACH SpaceFibre links HIGH DATA RATE LINKS FOR FASTER DATA TRANSMISSION Axon widens its range of AXOMACH high data rate links with AXOMACH SpaceFibre links, composed of a low loss and low skew microwave

More information

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s PCIE-EM Series Final Inch Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark of, Inc.

More information

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design

Session 4a. Burn-in & Test Socket Workshop Burn-in Board Design Session 4a Burn-in & Test Socket Workshop 2000 Burn-in Board Design BURN-IN & TEST SOCKET WORKSHOP COPYRIGHT NOTICE The papers in this publication comprise the proceedings of the 2000 BiTS Workshop. They

More information

Board Design Guidelines for PCI Express Architecture

Board Design Guidelines for PCI Express Architecture Board Design Guidelines for PCI Express Architecture Cliff Lee Staff Engineer Intel Corporation Member, PCI Express Electrical and Card WGs The facts, techniques and applications presented by the following

More information

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx

InfiniBand FDR 56-Gbps QSFP+ Active Optical Cable PN: WST-QS56-AOC-Cxx Data Sheet PN: General Description WaveSplitter s Quad Small Form-Factor Pluggable Plus (QSFP+) active optical cables (AOC) are highperformance active optical cable with bi-directional signal transmission

More information

VITA 67 Series. Ideal For Blind Mate Applications. Electrical, Mechanical & Environmental Specifications

VITA 67 Series. Ideal For Blind Mate Applications. Electrical, Mechanical & Environmental Specifications VITA 67 Series Delta Electronics Manufacturing Corp. introduces 4 position (VITA 67.1) and 8 position (VITA 67.2) RF connector housings designed for 3U and 6U formats within the OpenVPX architecture. Ideal

More information

IEEE RTPGE. Optimisation of physical layer components for RTPGE. Thomas Müller, Gunnar Armbrecht, Stephan Kunz (Rosenberger)

IEEE RTPGE. Optimisation of physical layer components for RTPGE. Thomas Müller, Gunnar Armbrecht, Stephan Kunz (Rosenberger) Optimisation of physical layer components for RTPGE Thomas Müller, Gunnar Armbrecht, Stephan Kunz (Rosenberger) Supporters: Mehmet Tazebay (Broadcom) Thomas Suermann (NXP) Rosenberger Hochfrequenztechnik

More information

SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF DVI MALE AND FEMALE CONNECTOR SERIES

SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF DVI MALE AND FEMALE CONNECTOR SERIES SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF DVI MALE AND FEMALE CONNECTOR SERIES CIRCUIT ASSEMBLY CORP. 18 THOMAS STREET, IRVINE, CA 92618-2777 Page No. 1 CONTENTS CLAUSE PAGE 1.0 SCOPE.. 3 2.0 APPLICABLE

More information

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings

More information

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2)

DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) DesignCon 2005 Track 5: Chip and Board Interconnect Design (5-TA2) Connector-Less Probing: Electrical and Mechanical Advantages Authors/Presenters: Brock LaMeres, Agilent Technologies Brent Holcombe, Agilent

More information

HIGH SPEED I/O PRODUCTS

HIGH SPEED I/O PRODUCTS HIGH SPEED I/O PRODUCTS A M P H E N O L C O M M E R C I A L P R O D U C T S Amphenol N o w y o u r e c o n n e c t e d AMPHENOL COMMERCIAL PRODUCTS THE COMPANY Amphenol is a global provider of interconnect

More information

Bergstak 0.80mm Pitch Product Presentation

Bergstak 0.80mm Pitch Product Presentation Bergstak 0.80mm Pitch Product Presentation Basics Portfolio Agenda 1. Value Proposition 2. Product Overview 3. Product Specifications 4. Features & Benefits 5. Markets & Applications 6. Marcomm Collaterals

More information

REFERENCE DESIGN Quad-SFP Host Adapter

REFERENCE DESIGN Quad-SFP Host Adapter Reference Design: HFRD-32.0 Rev. 2; 11/08 REFERENCE DESIGN Quad-SFP Host Adapter AVAILABLE Quad-SFP Host Adapter Table of Contents 1 Overview...2 2 Obtaining Additional Information...2 3 Typical Use...3

More information

Multi-Drop LVDS with Virtex-E FPGAs

Multi-Drop LVDS with Virtex-E FPGAs Multi-Drop LVDS with Virtex-E FPGAs XAPP231 (Version 1.0) September 23, 1999 Application Note: Jon Brunetti & Brian Von Herzen Summary Introduction Multi-Drop LVDS Circuits This application note describes

More information

Agilent Bead Probe Technology

Agilent Bead Probe Technology Agilent Bead Probe Technology Page 1 Abstract Lead-free, shrinking geometries, new packages and high-speed signaling present new challenges for ICT. The impact will be more defects, loss of access, lower

More information

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information Contents General Introduction How to use pin strap and I2C control External Components Requirement Layout Design Guide Power Supply Bypassing Power Supply Sequencing Equalization Setting Output Swing Setting

More information

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Mated with PCIE-RA Series PCB Connectors Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS,

More information

Mezzanine connectors

Mezzanine connectors Mezzanine connectors MezzSelect : a new brand in the industry 2 MezzSelect : A wide range of mezzanine connectors; An easy to use product selector: Web based; Printed. Why the MezzSelect portfolio? 3 The

More information

Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary

Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary Physical Aspects of Packages for 100GEL & PKG ad-hoc Physical Aspects Summary Liav Ben Artsi, Marvell Israel Ltd. September 2018 Suggested PKG Model Cases Length Ball Side Discontinuity Xtalk (Suggest

More information

28 GBPS PLUGGABLE I/O INTERCONNECT

28 GBPS PLUGGABLE I/O INTERCONNECT zsfp+ 28 GBPS PLUGGABLE I/O INTERCONNECT The zsfp+ interconnect is currently one of the fastest single-channel I/O connectors on the market today, transferring data at 28 Gbps with possible expansion to

More information

PIN CONTACT MATING FACE

PIN CONTACT MATING FACE Differential Twinax Contacts General Description AMPHENOL DIFFERENTIAL TWINAX CONTACTS Offer several advantages for high data transfer rates, low power consumption and excellent EMI compatibility: Two

More information

Additional Trace Losses due to Glass- Weave Periodic Loading. Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems

Additional Trace Losses due to Glass- Weave Periodic Loading. Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems Additional Trace Losses due to Glass- Weave Periodic Loading Jason R. Miller, Gustavo Blando and Istvan Novak Sun Microsystems 1 Introduction PCB laminates are composed of resin and a glass fabric Two

More information

Description. Features. Application. Ordering information

Description. Features. Application. Ordering information Description APAC QSFP28 Active Optical Cable (AOC) product is a new high speed pluggable I/O interface products. This interconnecting module offers 4 channels and maximum bandwidth of 100Gbps. This module

More information

Status Update - SDD21 & SDD11/22 Model Development

Status Update - SDD21 & SDD11/22 Model Development Status Update - SDD21 & SDD11/22 Model Development John DAmbrosia, Tyco Electronics Matt Hendrick, Intel January 2005 1 Acknowedgements Rich Mellitz, Intel Steve Krooswyk, Intel Mike Altmann, Intel Yves

More information

464kA. 256x256 SOLID STATE SWITCH SYSTEMS. 464kA SALIENT FEATURES SYSTEM OPERATION. 464kA DESCRIPTION

464kA. 256x256 SOLID STATE SWITCH SYSTEMS. 464kA SALIENT FEATURES SYSTEM OPERATION. 464kA DESCRIPTION 256x256 SOLID STATE SWITCH SYSTEMS SALIENT FEATURES 3-stage non-blocking solid state switch matrix High density: 65,536 equivalent cross points in one mainframe Bus frames to form larger systems Built-in

More information

QSFP-DD Test Development Kit

QSFP-DD Test Development Kit QSFP-DD Test Development Kit Summary The MultiLane QSFP-DD Development Kit provides the necessary development tools and reference modules required for the development of QSFP-DD based products. This kit

More information

QSFP+ Copper Cable Assembly

QSFP+ Copper Cable Assembly QSFP+ Copper Cable Assembly Overview QSFP+ (Quad Small Form-factor Pluggable Plus) copper direct-attach cables are suitable for very short distances and offer a highly cost-effective way to establish a

More information

zsfp+ 28 GBPS PLUGGABLE I/O INTERCONNECT

zsfp+ 28 GBPS PLUGGABLE I/O INTERCONNECT zsfp+ 28 GBPS PLUGGABLE I/O INTERCONNECT The zsfp+ interconnect is currently one of the fastest single-channel I/O connectors on the market today, transferring data at 28 Gbps with possible expansion to

More information