SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

Similar documents
SAS-2 Internal Channel Modeling (05-276r0) Barry Olawsky Hewlett Packard r0 SAS-2 Channel Modeling 1

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in PCI Express Applications. Revision Date: March 18, 2005

QPairs QTE/QSE-DP Multi-connector Stack Designs In PCI Express Applications 16 mm Connector Stack Height REVISION DATE: OCTOBER 13, 2004

High Speed Characterization Report. DVI-29-x-x-x-xx Mated With DVI Cable

T10 Technical Committee From: Barry Olawsky, HP Date: 13 January 2005 Subject: T10/05-025r1 SFF8470 Crosstalk Study

DisplayPort 1.4 Webinar

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

PCI Express 4.0. Electrical compliance test overview

ADS USB 3.1 Compliance Test Bench

802.3cb PMD and Channel. Anthony Calbone 3/14/2016

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

Application Note. PCIE-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

Application Note. PCIE-EM Series Final Inch Designs in PCI Express Applications Generation GT/s

SEAM-RA/SEAF-RA Series Final Inch Designs in PCI Express Applications Generation GT/s

ASNT_MUX64 64Gbps 2:1 Multiplexer

DensiShield Cable Assembly. InfiniBand Standard CX4 Standard

SPICE Model Validation Report

Board Design Guidelines for PCI Express Architecture

Tektronix Innovation Forum

Agilent InfiniiMax III probing system

Advanced Jitter Analysis with Real-Time Oscilloscopes

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary

MECT Series Final Inch Designs in SFP+ Applications. Revision Date: August 20, 2009

Advances in Measurement Based Transient Simulation

DisplayPort Testing Challenges

PCIEC PCI Express Jumper High Speed Designs in PCI Express Applications Generation GT/s

EDA365. DesignCon Impact of Backplane Connector Pin Field on Trace Impedance and Vertical Field Crosstalk

MIPI D-PHY REFERENCE TERMINATION BOARD (RTB) OVERVIEW AND DATASHEET

Today s Schedule. USB 2.0 Overview. USB 2.0 Compliance Testing. Demo of the Agilent Solution Q&A

GT Micro D High Speed Characterization Report For Differential Data Applications. Micro-D High Speed Characterization Report

Agilent Technologies Advanced Signal Integrity

A simple method to characterize and accurately remove the effects of push-on connectors. O.J. Danzy Application Engineer

5 GT/s and 8 GT/s PCIe Compared

Virtex-6 FPGA GTX Transceiver Characterization Report

Interconnect Impedance Measurements, Signal Integrity Modeling, Model Validation, and Failure Analysis. IConnect TDR Software.

Jitter Basics Lab Using SDAIII & Jitter Sim

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STRADA Whisper 4.5mm Connector Enhanced Backplane and Daughtercard Footprint Routing Guide

Optical SerDes Test Interface for High-Speed and Parallel Testing

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

Agilent InfiniiMax III probing system

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

PCI Express Link Equalization Testing 서동현

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

1.4 mm Pitch High Frequency Differential, Coaxial PCB Probe (40 GHz)

NBASE-T and IEEE802.3bz Ethernet Testing 7 MARCH 2016

High Speed and High Power Connector Design

PI2EQX6874ZFE 4-lane SAS/SATA ReDriver Application Information

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

Digital Pre-emphasis Processor BERTScope DPP Series Datasheet

Thank you for downloading this product training module produced by 3M Electronic Solutions Division for Mouser. In this presentation, we will discuss

Agilent N5393B PCI Express Automated Test Application

Analyzing Digital Jitter and its Components

Keysight Technologies How to Correlate USB Type-C Simulation and Measurement

High Speed Design Testing Solutions

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

Agenda. Time Module Topics Covered. 9:30 11:00 Wireless Technologies that Enable the Connected Car

A Modular Platform for Accurate Multi- Gigabit Serial Channel Validation

RT-Eye PCI Express Compliance Module Methods of Implementation (MOI)

USB 3.0 Receiver Compliance Testing

Agenda TDR Measurements Using Real World Products

PCI Express Signal Quality Test Methodology

Optical Loss Budgets

Using RJ45 Category 7 Cabling for 2 Lane, 1 and 2.5Gbps Serial Data Transmission

IConnect SW for DSA8300* 1 Sampling Oscilloscope

I N T E R C O N N E C T A P P L I C A T I O N N O T E. STEP-Z Connector Routing. Report # 26GC001-1 February 20, 2006 v1.0

Vertical Launch Connectors

National Semiconductor EVK User Manual

Agilent N5393C PCI Express Automated Test Application

Optimum Placement of Decoupling Capacitors on Packages and Printed Circuit Boards Under the Guidance of Electromagnetic Field Simulation

Using ADS to Post Process Simulated and Measured Models. Presented by Leon Wu March 19, 2012

PI2EQX6804-ANJE Four-lane SAS/SATA ReDriver Application Information May 13, 2011

DisplayPort Solutions-Customer Presentation

SFC ChipClamp ΤΜ Flip Chip TVS Diode with T-Filter PRELIMINARY Features

Vertical Launch Connectors

Virtex-5 FPGA RocketIO GTX Transceiver Characterization Report

100BASE-T1 EMC Test Specification for ESD suppression devices

Modeling MultiGigabit FPGA Channels with Agilent ADS 2008

PCI Express TM Architecture. PHY Electrical Test Considerations Revision 1.1

Serial ATA Gen2 Jitter Tolerance Testing

RClamp0522P RClamp0524P

PCI Express 4.0 Test Solution

Measurement Accuracy of Vector Network Analysis. Thilo Bednorz

Agilent N5410A Fibre Channel Automated Test Application

Type-C Technologies and Solutions

Modeling of Gigabit Backplanes from Measurements

Agilent. Master your next PCIe test with the Agilent M8020A High-Performance BERT Application Brief

Cost Effective Solution for Receiver Characterization

Simplifying Validation and Debug of USB 3.0 Designs - Tektronix USB Testing Solutions Introduction. name title

11525A 11524A

MAX14972 Evaluation Kit Evaluates: MAX14972

Proposal for modeling advanced SERDES

LVDS applications, testing, and performance evaluation expand.

40 AND 100 GIGABIT ETHERNET TESTING SERVICE

N1014A SFF-8431 (SFP+)

EXAMINING THE IMPACT OF SPLIT PLANES ON SIGNAL AND POWER INTEGRITY

RClamp3328P. Low Capacitance RClamp. 8-Line Protection PRELIMINARY

Transcription:

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007) 07-013r7 SAS-2 Zero-Length Test Load Characterization 1

Zero-Length Test Load Provides ideal connection between compliance point and instrumentation reference plane. May consist of printed circuit board traces, connectors and cables Trace structure variations of width, length and dielectric material are typical. Test board designs need to meet impedance targets but exact effect of insertion loss is considered negligible but usually unknown Connector footprint variations are a common source of varied test board performance. Instrumentation cables vary in length, insertion loss, termination quality and type (rigid, semi-rigid, hand-formable, etc) These effects can be de-embedded when using some instrumentation but can not with most 07-013r7 SAS-2 Zero-Length Test Load Characterization 2

Zero-Length Test Load Misconceptions All good quality SMA cables have similar electrical characteristics If you use connector footprint provided in the standard you will meet the impedance specifications of the standard The common mode impedance of trace structures on the test fixture has no effect. Only the differential impedance is important. 07-013r7 SAS-2 Zero-Length Test Load Characterization 3

Challenges of Characterization Some compliance points utilize connectors while others don t. How do we account for these differences? Of those that use connectors not all are the same Connector and IC component footprints dictate PCB routing methodology Must resolve the discrepancies or de-embed the PCB effects Cables Printed Circuit Board Connectors 07-013r7 SAS-2 Zero-Length Test Load Characterization 4

Challenges of Characterization To limit the insertion loss variations an S 21 mask is one possible approach. This approach is problematic if other parameters are less than ideal Can we make that assumption? Just how good do the other parameters have to be? Simulations can help answer this question FAIL PASS 07-013r7 SAS-2 Zero-Length Test Load Characterization 5

Measurement Objectives Network analyzer measurements are suited to deembedding. Frequency limitations exist with calibration structures but we may be below those limits Time domain instrumentation (oscilloscope) does not yet have the same level of de-embedding features Need to evaluate each usage case for zero-length test load and determine what specifications are necessary and appropriate 07-013r7 SAS-2 Zero-Length Test Load Characterization 6

Test Fixture Budgeting (Early Targets) Printed Circuit Board Cable Connectors & Footprints Insertion Loss < 2dB @ 3GHz < 1dB @ 3GHz < 1dB @ 3GHz Return Loss < -20dB thru 3GHz < -30dB thru 3GHz < -15dB thru 3GHz Conversion < -30dB thru 3GHz < -30dB thru 3GHz < -30dB thru 3GHz Common Mode? Not Applicable? Since most of these parameters are sensitive to interaction with other components, individual budgeting is of minimal value beyond a first guess estimate 07-013r7 SAS-2 Zero-Length Test Load Characterization 7

Next Actions The biggest issue is probably how to specify parameters that will yield consistent zero-length fixtures. Simulations should help. Zero-length specification should be influenced by the types of measurements to be performed in SAS-2. We must consider each type. 07-013r7 SAS-2 Zero-Length Test Load Characterization 8

Simulation Approach Three different fixtures will be considered Case #1: Lowest insertion loss (short trace, SMA launch and bulky 24 inch instrumentation cable) Case #2: Lowest return loss (slightly longer trace, better SMA launch and thin 1 meter instrumentation cable) Case #3: 2 meter minisas (includes fixturing losses) Case#4: Mated minisas interface (slightly longer trace, same SMA launch and cable as #2) Characterize each and simulate eye diagrams to compare effects of fixtures at 3 and 6Gbps. Use 1000mV K28.5 transmitter model with fast and slow edge rates. 07-013r7 SAS-2 Zero-Length Test Load Characterization 9

Zero-Length Fixture Insertion Loss 0.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0-2.0 db -4.0-6.0-8.0-10.0 case1 case2 case3 case4-12.0 GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 10

Case #1, 3Gbps, Tr: 66ps Eye Height: 926mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 11

Case #1, 3Gbps, Tr: 100ps Eye Height: 923mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 12

Case #2, 3Gbps, Tr: 66ps Eye Height: 794mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 13

Case #2, 3Gbps, Tr: 100ps Eye Height: 788mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 14

Case #3, 3Gbps, Tr: 66ps Eye Height: 591mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 15

Case #3, 3Gbps, Tr: 100ps Eye Height: 583mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 16

Case #4, 3Gbps, Tr: 66ps Eye Height: 746mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 17

Case #4, 3Gbps, Tr: 100ps Eye Height: 744mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 18

Case #1, 6Gbps, Tr: 33ps Eye Height: 893mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 19

Case #1, 6Gbps, Tr: 50ps Eye Height: 880mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 20

Case #2, 6Gbps, Tr: 33ps Eye Height: 692mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 21

Case #2, 6Gbps, Tr: 50ps Eye Height: 678mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 22

Case #3, 6Gbps, Tr: 33ps Eye Height: 456mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 23

Case #3, 6Gbps, Tr: 50ps Eye Height: 444mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 24

Case #4, 6Gbps, Tr: 33ps Eye Height: 626mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 25

Case #4, 6Gbps, Tr: 50ps Eye Height: 636mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 26

Simulation Summary 3Gbps (Fast) 3Gbps (Slow) 6Gbps (Fast) 6Gbps (Slow) Case 1 926mV 923mV 893mV 880mV Case 2 794mV 788mV 692mV 678mV Case 3 591mV 583mV 456mV 444mV Case 4 746mV 744mV 636mV 626mV 1000 900 800 700 600 500 400 300 200 100 0 3Gbps (Fast) 3Gbps (Slow ) 6Gbps (Fast) 6Gbps (Slow ) Case 1 Case 2 Case 3 Case 4 No pre-emphasis used 07-013r7 SAS-2 Zero-Length Test Load Characterization 27

Measurements with Pre-emphasis Focusing on cases 1 and 2, how do the eye height and peak-to-peak values compare for the pre-emphasis settings of 0dB, 3dB and 6dB 07-013r7 SAS-2 Zero-Length Test Load Characterization 28

Case #1, 3Gbps, Tr: 66ps, 3dB Eye Height / Max Eye: 690mV / 946mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 29

Case #1, 3Gbps, Tr: 100ps, 3dB Eye Height / Max Eye: 690mV / 925mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 30

Case #2, 3Gbps, Tr: 66ps, 3dB Eye Height / Max Eye: 649mV / 848mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 31

Case #2, 3Gbps, Tr: 100ps, 3dB Eye Height / Max Eye: 646mV / 840mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 32

Case #1, 6Gbps, Tr: 33ps, 3dB Eye Height / Max Eye: 686mV / 923mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 33

Case #1, 6Gbps, Tr: 50ps, 3dB Eye Height / Max Eye: 686mV / 907mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 34

Case #2, 6Gbps, Tr: 33ps, 3dB Eye Height / Max Eye: 622mV / 772mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 35

Case #2, 6Gbps, Tr: 50ps, 3dB Eye Height / Max Eye: 623mV / 751mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 36

Case #1, 3Gbps, Tr: 66ps, 6dB Eye Height / Max Eye: 493mV / 943mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 37

Case #1, 3Gbps, Tr: 100ps, 6dB Eye Height / Max Eye: 493mV / 944mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 38

Case #2, 3Gbps, Tr: 66ps, 6dB Eye Height / Max Eye: 473mV / 846mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 39

Case #2, 3Gbps, Tr: 100ps, 6dB Eye Height / Max Eye: 473mV / 850mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 40

Case #1, 6Gbps, Tr: 33ps, 6dB Eye Height / Max Eye: 481mV / 910mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 41

Case #1, 6Gbps, Tr: 50ps, 6dB Eye Height / Max Eye: 486mV / 910mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 42

Case #2, 6Gbps, Tr: 33ps, 6dB Eye Height / Max Eye: 463mV / 795mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 43

Case #2, 6Gbps, Tr: 50ps, 6dB Eye Height / Max Eye: 462mV / 791mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 44

Simulation Summary Case1 3Gbps Case1 6Gbps Case2 3Gbps Case2 6Gbps DE: 0dB (Slow) 923mV 880mV 788mV 678mV DE: 0dB (Fast) 926mV 893mV 794mV 692mV DE: 3dB (Slow) 925mV 907mV 840mV 751mV DE: 3dB (Fast) 946mV 923mV 848mV 772mV DE: 6dB (Slow) 944mV 910mV 850mV 791mV DE: 6dB (Fast) 943mV 910mV 846mV 795mV Three and six db measurements are pk-pk at eye midpoint of the emphasized bit. Zero db measurements are of the eye opening. 07-013r7 SAS-2 Zero-Length Test Load Characterization 45

Simulation Summary 1000 900 800 700 600 500 400 300 Case1 3Gbps Case1 6Gbps Case2 3Gbps Case2 6Gbps 200 100 0 DE: 0dB (Slow) DE: 0dB (Fast) DE: 3dB (Slow) DE: 3dB (Fast) DE: 6dB (Slow) DE: 6dB (Fast) Zero db results are slightly misleading. 07-013r7 SAS-2 Zero-Length Test Load Characterization 46

Eye Height vs. Insertion Loss To better understand how insertion loss effects eye height simulations were repeated with PCB trace models. The trace structure was selected to obtain 100 ohms differential and noticeable skin effect losses. The trace length was computed to obtain 0.5 to 6dB of insertion loss at 3GHz in increments of 0.5dB Eye height measurements were made by taking approximating the average value obtained after transition bits 07-013r7 SAS-2 Zero-Length Test Load Characterization 47

Measurement Correlation All previous simulations utilized S-Parameter files of the interconnect. To validate the simulation results, measurements were made with using the actual hardware of case #1 and #2. Due to hardware limitations, only the 0dB cases are measured 07-013r7 SAS-2 Zero-Length Test Load Characterization 48

Case #1, 3Gbps, 0dB Eye Height Measured / Simulated: 890mV / 926mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 49

Case #2, 3Gbps, 0dB Eye Height Measured / Simulated: 759mV / 794mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 50

Case #1, 6Gbps, 0dB Eye Height Measured / Simulated: 844mV / 893mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 51

Case #2, 6Gbps, 0dB Eye Height Measured / Simulated: 679mV / 692mV 07-013r7 SAS-2 Zero-Length Test Load Characterization 52

Trace Model Insertion Loss 0.0-1.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 db -2.0-3.0-4.0 case1 0.5dB 1dB 3dB -5.0-6.0 GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 53

Eye Height vs. Channel Loss 100% Reduced Eye Height 90% 80% 70% 3Gbps 6Gbps 60% 0 1 2 3 4 5 6 Channel Loss (db) (Insertion Loss Measured at 3GHz) 07-013r7 SAS-2 Zero-Length Test Load Characterization 54

Comparison to Nyquist for 6Gbps 100% Reduced Eye Height 90% 80% 70% 3Gbps 6Gbps S21@3GHz 60% 0 1 2 3 4 5 6 Channel Loss (db) (Insertion Loss Measured at 3GHz) 07-013r7 SAS-2 Zero-Length Test Load Characterization 55

Fixture De-embedding De-embedding appears to be a reasonable method for removing errors in near-end measurements induced by test fixtures and cables However, some level of expertise in modeling tools and the availability instrumentation that can characterize fixturing and cables is required Can we obtain a crude estimate of bit amplitude by measuring insertion loss at the Nyquist frequency and by applying fractional power x? Estimate = S 21 (Nyquist) x For this case, x = 0.72 is selected 07-013r7 SAS-2 Zero-Length Test Load Characterization 56

Results of Eye Height Estimation and Error Eye Height Estimated from S21 at Nyquest Estimation Error 100% 3% Reduced Eye Height 90% 80% 70% 6Gbps S21@ 3GHz Error 2% 1% 0% -1% -2% 0 1 2 3 4 5 6 60% 0 1 2 3 4 5 6 Channel Loss (db) -3% Channel Loss (db) (Insertion Loss Measured at 3GHz) 07-013r7 SAS-2 Zero-Length Test Load Characterization 57

Fixture De-embedding by Estimation from Nyquist This simple sample indicates that rigorous modeling of test fixture effects may not be required in order to obtain accurate estimates of transmitter waveforms This assumption may fail if return loss effects are no longer negligible 07-013r7 SAS-2 Zero-Length Test Load Characterization 58

Fixture Return Loss Clearly the insertion loss is a major factor in the waveform degradation. The return loss may also be a factor. Three fixtures were measured to determine typical return loss values. Note that only the SMA launch and fixture trace are included. 07-013r7 SAS-2 Zero-Length Test Load Characterization 59

Estimated Test Fixture Return Loss 0-50.0 1.0 2.0 3.0 4.0 5.0 6.0-10 db -15-20 -25-30 -35-40 Fixture 1 Fixture 2 Fixture 3 GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 60

Instrumentation Return Loss It was noted that previous return loss data neglects instrumentation return loss. To include these additional imperfections, a collection of sampling scopes, real-time sampling scopes and other SMA-connected instrumentation was characterized with a network analyzer. The scope data is divided into two groups with one having a specified bandwidth below 10GHz and the other one above. 07-013r7 SAS-2 Zero-Length Test Load Characterization 61

Instrumentation BW < 10GHz db 0-10 -20-30 -40-50 -60-70 0 1 2 3 4 5 6 GHz RT Sampling 1 RT Sampling 2 RT Sampling 3 RT Sampling 4 RT Sampling 5 RT Sampling 6 RT Sampling 7 RT Sampling 8 07-013r7 SAS-2 Zero-Length Test Load Characterization 62

Instrumentation BW > 10GHz db 0-10 -20-30 -40-50 -60-70 0 1 2 3 4 5 6 Sampling 1 Sampling 2 Sampling 3 Sampling 4 RT Sampling 1 RT Sampling 2 RT Sampling 3 RT Sampling 4 RT Sampling 5 RT Sampling 6 RT Sampling 7 RT Sampling 8 GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 63

Instrumentation Return Loss From the instrumentation data, assume a flat return loss curve estimate up to 6GHz This level will then need to be added to the previous fixture estimate. Insertion loss and return loss of the fixture itself further reduce the observed return loss of combined fixture/instrumentation configuration. This will also be accounted for. 07-013r7 SAS-2 Zero-Length Test Load Characterization 64

Estimated Combined Fixture/Instrumentation Return Loss -15 0.0 1.0 2.0 3.0 4.0 5.0 6.0-16 db -17-18 -19-20 Fixture 1 Fixture 2-21 GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 65

Measured Combined Fixture/Instrumentation Return Loss db 0-5 -10-15 -20-25 -30-35 -40-45 -50 0 1 2 3 4 5 6 GHz Fixture1+Sampling Fixture2+Sampling 07-013r7 SAS-2 Zero-Length Test Load Characterization 66

Measurement Results The resonances of shorter electrical length appear to have reduced the estimated value 07-013r7 SAS-2 Zero-Length Test Load Characterization 67

Return Loss Magnitudes S11 (db) Reflected Power (db) Reflected Power (mag) Transferred Power (mag) Transferred Amplitude (mag) Amplitude Reduction (db) -20.0-40 1.0% 99.0% 99.5% 0.04-17.5-35 1.8% 98.2% 99.1% 0.08-15.0-30 3.2% 96.8% 98.4% 0.14-12.5-25 5.6% 94.4% 97.1% 0.25-10.0-20 10.0% 90.0% 94.9% 0.46 07-013r7 SAS-2 Zero-Length Test Load Characterization 68

Uncompensated Oscilloscope Insertion Loss The possibility that measurement errors exist due to non-ideal compensation of insertion loss at the oscilloscope front end was discussed at the last face to face. Three classes of oscilloscopes were tested RT with BW < 10GHz, RT with BW < 10GHz and an ET Scope with BW > 10GHz Amplitude error due to interconnect loss and accuracy of the sinusoidal source was deembedded by measuring connecting the signal reference point to a spectrum analyzer. 07-013r7 SAS-2 Zero-Length Test Load Characterization 69

Measured Oscilloscope Amplitude (223mVrms Sinusoid / 0dBm) 223mVrms Sinusoidal Amplitude at Oscilloscope (Cable De-embedded) Vrms 250 245 240 235 230 225 220 215 210 205 200 0.0 0.5 1.0 1.5 2.0 2.5 3.0 >10GHz RT <10GHz RT >10GHz ET GHz 07-013r7 SAS-2 Zero-Length Test Load Characterization 70

Measurement Results The traces demonstrate that some instruments do have uncompensated insertion loss that increases with frequency and will generate ISI Both RT scope traces show ~10% reduction in amplitude as the sinusoidal input is varied from 100MHz to 3GHz This approximates the entire loss profile of case #1! The measured waveform is clearly reshaped and uncompensated insertion loss should be modeled and de-embedded from the measurement. 07-013r7 SAS-2 Zero-Length Test Load Characterization 71

07-013r7 SAS-2 Zero-Length Test Load Characterization 72