50GeV KEK IPNS. J-PARC Target R&D sub gr. KEK Electronics/Online gr. Contents. Read-out module Front-end

Similar documents
Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments

Hera-B DAQ System and its self-healing abilities

Development of Beam Monitor DAQ system for 3NBT at J-PARC

New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak

Development of a New TDC LSI and a VME Module

Data Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari

Trigger Layout and Responsibilities

Embedded LLRF Controller with Channel Access on MicroTCA Backplane Interconnect

S-LINK: A Prototype of the ATLAS Read-out Link

The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA

The MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1

ROB IN Performance Measurements

Electronics on the detector Mechanical constraints: Fixing the module on the PM base.

The GTPC Package: Tracking and Analysis Software for GEM TPCs

Takeo Higuchi IPNS, KEK Belle DAQ group. 2009/01/07 SLAC Advanced Instrumentation Seminars

SBC-COMe FEATURES DESCRIPTION APPLICATIONS SOFTWARE. EnTegra Ltd Tel: 44(0) Web:

ROBIN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA

A THESIS SUBMITTED TO THE GRADUATE DIVISION OF THE UNIVERSITY OF HAWAI I IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF

12-bit CompactPCI Digitizer Selection Table

LHC Detector Upgrades

The Belle Silicon Vertex Detector. T. Tsuboyama (KEK) 6 Dec Workshop New Hadrons with Various Flavors 6 7 Dec Nagoya Univ.

PMC-16AI Channel, 16-Bit Analog Input PMC Board. With 500 KSPS Input Conversion Rate. Features Include: Applications Include:

Vertex Detector Electronics: ODE to ECS Interface

GPS time synchronization system for T2K

System-on-a-Programmable-Chip (SOPC) Development Board

AD16-16(PCI)EV. Features. High-Resolution Analog Input Board for PCI AD16-16(PCI)EV 1. Ver.1.02

EMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University

Status of the CSNS Control System

Advanced NI-DAQmx Programming Techniques with LabVIEW

AD12-16(PCI)EV. Features. Analog Input Board for PCI AD12-16(PCI)EV 1. Ver.1.02

Description of Circuit. Fine Time Measurement : LVDS Receiver/Dribver. Production Readiness Review ATLAS Muon TDC (AMT)

Heavy Photon Search Data Acquisition

PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012

Features. High-precision Analog input board (Low Profile size) for PCI Express AI-1616L-LPE AI-1616L-LPE 1. Ver.1.01

The Use of LabVIEW FPGA in Accelerator Instrumentation.

ROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A.

Development of high-resolution TDC based on FPGA.

PC/104 Modules. Short Form. The complete embedded PC solution. CPUs: x86, 386SX, 486DX4, Pentium

Detector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller)

The Application of DAQ-Middleware to the J-PARC E16 Experiment

CSC Trigger Motherboard

LHCb Online System BEAUTY-2002

AD16-16(PCI)EV. Features. High-Resolution Analog Input Board for PCI AD16-16(PCI)EV 1. Ver.1.01

AD12-16(PCI)EV. Features. Analog Input Board for PCI AD12-16(PCI)EV 1. Ver.1.01

Timing System Modules

Results of Radiation Test of the Cathode Front-end Board for CMS Endcap Muon Chambers

Scintillator-strip Plane Electronics

Choosing the Right COTS Mezzanine Module

ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS. University of Mannheim, B6, 26, Mannheim, Germany

The LHCb upgrade. Outline: Present LHCb detector and trigger LHCb upgrade main drivers Overview of the sub-detector modifications Conclusions

Front End Electronics. Level 1 Trigger

BLM and BWS installation examples

High Bandwidth Electronics

Development of a 24 ch TDC LSI for the ATLAS Muon Detector

Analog Input Sample Rate

ADI12-16(PCI) Isolated Multi-Function Analog Input Board for PCI ADI12-16(PCI) 1. Ver.1.01

Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade

AIO UE3-PE. Features. 1MSPS 12-bit Analog I/O Board for PCI Express AIO UE3-PE 1. Ver.1.01

The Trigger and Data Acquisition system for the NA62 experiment at CERN

Quiz for Chapter 6 Storage and Other I/O Topics 3.10

Status of Control System. Hiroshi Kaji

PMC-12AI Channel, 12-Bit Analog Input PMC Board. With 1,500 KSPS Input Conversion Rate

The DAQ/Trigger Hardware Systems for Jefferson Lab's 12GeV Experimental Programs

16AIO 16-Bit Analog Input/Output Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

AIO AH-PCI. Features. Packing List. 12-bits Analog I/O Board (High Gain) for PCI AIO AH-PCI 1. Ver.1.04

USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000

Construction of a compact DAQ-system using DSP-based VME modules

DATENBLATT ADA16-32/2(PCI)F. HABEN SIE FRAGEN ODER WÜNSCHEN SIE EIN INDIVIDUELLES ANGEBOT? Unser Team berät Sie gerne persönlich.

FT Cal and FT Hodo DAQ and Trigger

The Front-End Driver Card for the CMS Silicon Strip Tracker Readout.

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications

EPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group

Experience of Developing BEPCII Control System. Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007

Development and test of a versatile DAQ system based on the ATCA standard

Embedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne

LVL1 e/γ RoI Builder Prototype

12AI Channel, 12-Bit Analog Input PMC Board. With 1,500 KSPS Input Conversion Rate

32-CHANNEL 16-BIT TRANSDUCER INPUT PMC

BTeV at C0. p p. Tevatron CDF. BTeV - a hadron collider B-physics experiment. Fermi National Accelerator Laboratory. Michael Wang

Trigger and Data Acquisition at the Large Hadron Collider

Wir schaffen Wissen heute für morgen REUSABLE PATIENT SAFETY SYSTEM FRAMEWORK FOR THE PROTON THERAPY CENTRE AT PSI

Electronics and data acquisition systems for the RPC based INO ICAL detector

User s Manual. Please Read before Installation (Combustion Pressure Analysis Software)

16-Channel 16-Bit PMC Analog I/O Board

TANGO. mature system strong collaboration co-development. lots of features embedded too

A variety of ECONseries modules provide economical yet flexible solutions. Waveform Generation

Trigger Report. W. H. Smith U. Wisconsin. Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities CMS

The White Rabbit Project

The MROD. The Read Out Driver for the ATLAS MDT Muon Precision Chambers

EMBEDDED EPICS ON ITRON/SH4-BASED CONTROLLERS

PMC-16AIO 16-Bit Analog Input/Output PMC Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

Mixed-Signal. From ICs to Systems. Mixed-Signal solutions from Aeroflex Colorado Springs. Standard products. Custom ASICs. Mixed-Signal modules

Components for Integrating Device Controllers for Fast Orbit Feedback

Preliminary Design of a Real-Time Hardware Architecture for erhic

CMS Trigger/DAQ HCAL FERU System

Activity on GEM by the Rome group since last meeting

AIO LN-USB. Features. N Series for USB Multifunction DAQ Unit (8ch AI, 2ch AO, 16ch DIO) AIO LN-USB 1. Ver.1.01

The CMS Event Builder

Kiichi Kameda, Toshiki Natsui, Hidetoshi Shiratsu >Yokogawa

RPC Trigger Overview

Transcription:

50GeV Contents Read-out module Front-end KEK IPNS J-PARC Target R&D sub gr. KEK Electronics/Online gr.

/ Current digitizer VME scalar Advanet ADVME2706 (64ch scanning )? Analog multiplexer Yokogawa WE7271(4ch isolation digitizer)? Post AMP (0.7sec current integrator) ADMVE2760

BLM Read-out BLM BLM BLM Reset Gate Input-1 Input-2 Output-1 Output-2 16ch Charge AMP (current integrator) Comparator (DAC controllable) 16 ch Analog signal 16ch Digital out To Interlock VME bus 64ch scanning Advanet ADVME2706 Ethernet Interface Prototype current integrator (KEK / ) VME bus EPICS Channel access Control net

Magnet local LAN Control Net Power Supply Control Server (PC/Windows) Microsoft ODBC Database (MySQL) EPICS IOC EPICS-SQL device support EPICS Channel access Power Supply Controller Power Supply Controller Power Supply Controller PC/Linux Operation Terminal Power Supply Power Supply Power Supply Power Supply Power Supply KEK / /online group

/ BLM Prototype 16ch VME current integrator EPICS interface MySQL interface SQL IOC EPICS I/O MySQL Write Read» KEK-PS

Detector # of ch. # of detectors Primary Beam Intensity monitor Beam timing (rel.) CT CT 1 20~30 ~4 TDC Position monitor Pickup 4 20? Profile monitor SPIC ~32 40~60? Loss monitor Gas chamber 1 80~100? Beam timing (abs.) GPS 2 or 3 GPS Horn Current monitor CT 1 4~8 F Secondary Beam Profile monitor Pion monitor Ion chamber Cherenkov? ~32 ~40 2? 1 Muon monitor SSD 20 1 Muon profile monitor Ion chamber 64 1 or 2 (~2000 ch) 1 spill 5µsec

DAQ BM BM BM BM Front-end system Front-end system T2K DAQ NET Beam monitor T2K DAQ Real-time Data server EPICS IOC Control net EPICS Channel access T2K T2K DAQ

Prototype Read-out module A/D card slot A/D card slot A/D card slot A/D card slot PCI (PMC) PMC slot PMC slot PMC slot (Processor) VME 9U euro card(vme) 4 Front-end A/D card slot 2 general PMC slot 1 Processor PMC slot VME interface 512kB x 4 FIFO 32bit 33MHz PCI bus DAQ KEK elec./online/belle DAQ group

PCI Mezzanine Card, IEEE1386.1 PCI PCI/PMC 10mm 149mm PMC Mother Board Processor (PPC/x86/ ) 74mm (VME, CompactPCI, etc) 100Base/Gigabit Ethernet IEEE1394 Ramix PMC610 Memory 4port Ethernet card Etc. x86 PC architecture Linux architecture OS Radisys EPC-6315 Pentium III-m PrPMC PC

Front-end daughter card / Front-end daughter card Time Memory Cell (TMC) based pipeline TDC TMC : AMT2 Input : 24ch LVDS 96 ch/board Resolution: 0.78 ns/bit Trigger buffer depth: 8 words 500MHz F 8bit 2ch/FINESSE Analog memory cell 1GHz sample 16bit wave form sampler 5MHz sample High resolution TDC 50psec DSSD pipeline front-end (CMS) Charge sensitive Current integrator type ASIC Prototype of flash : Analog Devices AD9235-20 Resolution: 12bit Number of channel: 8 Max sampling clock: 40MHz

ASIC Current Integrator Bipolar 0.6µm ft : 2~20 GHz KEK electronics group

Read-out module DMA : 80MB/sec Trigger Accept : 28kHz 1 event data size : 832B Pentium III-m 800MHz Processor performance Front-end 2 Flash S/N : 10 11 bit ASIC Current integrator

16ch VME current integrator (0.7 sec) EPICS/SQL Read-out platform platform 40MHz Flash ASIC current integrator (6µsec) prototype