Front End Electronics. Level 1 Trigger
|
|
- Lewis Wheeler
- 5 years ago
- Views:
Transcription
1 0. CMS HCAL rigger and Readout Electronics Project he overall technical coordination for the HCAL trigger and readout electronics (ri- DAS) project will be located in the Maryland HEP group, led by Drew Baden (WBS Level 3 manager). In addition to this project management task, Professor Baden will also be supervising the design of the system, and the HCAL rigger and Readout (HR) cards. hese cards will receive the raw data, maintain the Level pipeline, transmit trigger primitives to the Level system, and transmit Level accepted data to a concentrator board (in the same VME crate) for buering and transmission to Level 2 and DAQ. his project is described below. 0.. Introduction he HCAL upper level readout system is dened as everything between the optical bers carrying the HCAL data from the detector, and the input to the L2/L3 processor Farm. he overall system design and its context within CMS HCAL and rigger is shown in gure. Parameters are as in table. he full readout system consists of 24 VME crates. Each crate will be responsible for receiving HCAL data, maintaining the 40MHz pipeline, maintaining synchronization via the C, and preparing and transmitting the data for both Level and Level 2/DAQ. o do this, the HCAL readout crate will contain: HR { HCAL Readout and rigger cards: these cards are the workhorse for receiving and processing raw data for the Level trigger, as well as perparation for Level. DCC { Data Concentrator Ccard: this card receives Level 2 data from each HR card in the crate in preparation for transmission to Level 2 and the CMS DAQ network. HRC { HCAL Readout Control card: this card is responsible for fast and slow monitoring, as well as ancillary trigger control distribution and whatever functionality is not in the HR and DDC card. his card will have an onboard CPU. Each crate will consist of 8 HR cards, DCC, and HRC card, and will service a single Device Dependent Unit (DDU), mounted as a PCI mezzanine card (PMC) on the DCC, for Level 2/DAQ feeding. he optical bers supplying the readout crates are not included in the system. he trigger links, however, are included, and possibly the HCAL DDU as well although this has not been entirely settled as of this time. Buer sizes and transmission requirements will all be based around an expected average Level accept rate (LA) of 00kHz. he Level 2 accept rate is irrelevant for these considerations. Crates will reside in a room near the detector, but below the surface Upper Level Readout Crate he readout crate is mechanically a U x 400 mm VME crate. he P3 area is completely user denable, and will be used by HR cards (see section 0..3) for transmission of trigger primitive data to Level, possibly via auxiliary backplane cards but also possibly via direct connectors, eliminating any P3 backplane and associated auxiliary cards. he latter approach is seen as a cost savings. We anticipate that we will need the middle row of P2
2 FED Front End Electronics Link to Level 2/DAQ Gbps fibers (2 channels/fiber) H R C D C C H R H R 8 HR Cards H R H R C Level 2/Raw Data 200 Mbps per link Level rigger Data Vitesse,Copper Link, 20m cables, Gbps Level rigger Figure : HCAL Readout and rigger Crate. (for VME 32) for calibration and monitoring I/O, involving the particular implementation for the VME crate CPU card. HCAL data arrives at each crate via optical ber links which delivers data at approximately Gbps using the HP G-Links protocol. Each ber will deliver 2 or 3 channels worth of data, to be determined (it depends on whether we run the bers at 800 Mbps or.6 Gbps). As described above, there will be a total of 8 HR cards per VME crate, and each HR card is anticipated to service 2 or 6 ber inputs. Once arrived, the data is transformed, buered, and pipelined in the HR card. While in the pipeline, data is prepared (Level \trigger primitives" are constructed) and transmitted to the Level framework over copper cables. hese trigger primitive cables will carry approximately 2 \trigger towers" per cable, with each trigger tower constituting the signal in both the front and back section of an HCAL physical tower. his results in 8 cables per HR card, or 44 per crate. he maximum average L accept rate is required to be approximately 00kHz. If the L trigger passes the event, the data stored in the pipeline buers is collected, processed and transmitted to the DCC for concentration over simple channel-link copper cables, one per HR card, where it waits until it can be transferred to the DAQ system via DCC input cards. he DCC will hold approximately 000 events in its internal buers. he HRC card serves as the interface in the crates for both slow and fast monitoring, as well as providing 2
3 HCAL readout crates DCC cards per crate HRC cards per crate HR cards per crate 8 Input bers per HR 6 (2) HCAL channels per ber 2 (3) HCAL channels per HR 32 (36) HCAL channels per crate 576 (648) OAL HCAL channels 3,824 OAL HR cards 463 (43) OAL DCC cards 35 (26) able : HCAL upper level readout system parameters. a home for a C receiver (CRx). C signals will be delivered by the HRC card to the 8 HR cards in the crate, insuring synchronization he HR Card In this section we discuss the HR card, which consist of an input section for raw data receiving, a Level Path containing the Level preparation and transmission capaibility to the Level framework, and a Level 2/DAQ Path consisting of the pipeline storage and Level accept buering used for transmission to the DCC. he HR design takes advantage of the current (and projected) availability of large aordable FPGA chips with 0 6 gates and 0 3 I/O pins. his design (as opposed to having separate cards for the separate receiving and trigger functions) allows a merging of the readout and trigger preprocessing functionality into a single card, decreasing the engineering and production costs (fewer dierent cards) and allowing for fewer channels per card (more cards with readout capability). Input Section he HCAL calorimeter signals are digitized at each crossing (40 MHz). Each HCAL QIE channel will produce a 7-bit number per crossing as a measure of the energy in the HCAL element. he digital 7-bit value is a variant oating point format, consisting of 2 bits of scale (exponent) and 5-bits of ADC digitization (mantissa). Since there are 4 capacitors per QIE output, there will be an additional 2 \CAP" bits transmitted with the QIE digital number. he CAP bit will be used to correct for the variation in each sampleand-hold capacitor. ransmission will be via ber optics using the HP G-Links protocol running in encoded mode with 20 bit frames. Each frame will consist of the data from 2 QIE channels (2x7=4 bits) plus the 2 CAP bits for a total of 6 data bits per frame. he rate of transmission will be at 40 Mframes/sec for an total data transmission bandwidth of approximately 700Mbit/sec[]. he bers which deliver data to the HR cards will plug into the front panel. his scheme alleviates engineering R&D necessary for successful input over the P3 backplane, 3
4 and takes advantage of the G-links built-in receiving and deserializing capability. As shown in gure 0..3, the receiver section of the HR card will add a \frame bit" which will tag transmission errors. Synchronization errors in the cap bit will be agged and transmitted during those buckets that come in the orbit gap, in the form of an error code[]. A PLD will receive the 6 bits of data along with the frame bit, and transmit simultaneously to the Level and Level 2 paths for processing. Note that the PLD will have the C timing information available. Figure 2 shows a schematic overview of the HR card. (366.7mm x 400mm) Point-to-Point x to DCC L input fromc Level 2 Path with Pipeline and Derandomizer buffers VME J VIPA J0 VME J2 Level rigger Primtives Path 6 HP G-Links Fiber+Rx chip Output to Level Framework Figure 2: HR card layout Level Path he L tap needs to be processed and summed with its other depth segments for that eta-phi tower before being sent to the L trigger. he HCAL signals are collected over a period of 5 crossings. he rst two are for baseline subtraction, the last three are the time it takes to collect the energy. he tapped L signals must be processed to giver the energy in 4
5 HP G-Links: 6 bits data 20 bit frames 40 Mframe/sec Fiber Input Rx 7 2 Crossing Ch A data Cap bits Frame bit PLD Ch A data Level Path 7 Ch B data PLD Ch B data Level 2 Path Crossing Figure 3: HR input section. the single beam crossing which created the energy. he MCM contains a simple processor for this purpose. However, we should develop an algorithm for implementation in a gate array as an alternative should we not use the MCM. he summing is done by acombination of the readout card and trigger card. For the barrel, there are only two depth segments for each tower. his sum is performed on the readout card. For the endcap calorimeters there can 2,3 or 4 segments which need to be added. No more then two are done on the readout card, further summing is done by thetrigger cards. he forward calorimeter is even more complex. After summing, the 0 bits with least count of.5 GeV are picked out of the 6 and sent to the adjacent trigger card by parallel connection across the front panel. he Level Path is fully pipelined with no buering. As shown in gure 4, channels which correspond to the two HCAL depths in a single HCAL tower will be added together into a 7-bit data word and passed through a Level \lter" which will determine what energy to be associated with what beam crossing, producing a 6-bit word. he lter will implement ascheme involving the energy in ve consecutive buckets. he most likely scheme will involve adding the energy in the 5 towers A, B, C, D, and E with the weights such that the output will be given by Output = :0 (A + B + C) ; :5 (D + E) thus integrating over the three buckets which had real energy, subtracting any common baseline. We plan to implement this lter using an FPGA, since these weights involve only factors of 2. he resultant 6 bits of data is then assigned to a particular crossing (maintaining the pipeline). A \muon bit", the result of a window calculation for the presence of a muon, is then produced and added to the data as a \feature bit". he 6 bit HCAL tower energy is then subject to a truncation and overow calculation, eliminating 6 bits, and then sent through a non-linear transformation further reducing the tower energy to 8 bits. Along with the feature bit, these bits are combined with bits of data from another tower and merged into a 24 bit Level format for transmission. As detailed in table 2, the 24 bits of Level data will include bits each from2towers, plus 5 bits of Hamming code for error recovery, plus an addition bit signifying the abort gap. Level 2/DAQ Path 5
6 ChA data ChA error Ch2A data Ch2A error 6 6 SUM or Error (FPGA) 7 ChA data n(=5?)-bucket memory Level "Filter" 6 ChB data ChB error Ch2B data Ch2B error 6 6 SUM or Error (FPGA) 7 ChB data Level "Filter" 6 ChA data Muon Window 6 Feature bit Feature bit Overflow & truncation 0 Non-linear 8 Xform Level Formatter 24 8 bits tower E feature bit tower 8 bits tower2 E feature bit tower2 5 bits Hamming abort gap flag Level Framework ChB data Muon Window Overflow 6 0 & Non-linear 8 truncation Xform Crossing Crossing SYNC ASIC histogramming to check bunch structure Figure 4: HR Level Path. As mentioned above, all data enters both the Level and Level 2 /DAQ paths in parallel, and data consists of 6 bits HCAL energy and 2 bits for cap and frame errors. Figure 5 shows a schematic of the Level 2/DAQ path. Data is rst put into RAM awaiting a Level decision from the Level framework. A decoder will determine from the level answer, beam counter signal, and pipeline delay which data is associated with which level accept, producing a address pointer to the RAM for the HCAL channels. An appropriate set of 0 data values will then be moved into a \derandomizing buer" which serves as a vector buer holding all 0 data values and associating these values with a particular level accept. his buer will have to be able to hold 0 channels of 8 bits each and some number of level accepts. he architecture of the HR card will have all 32 channels' derandomizing buers read out over a common internal data bus, and passed into a Level 2 lter which has the same function as that for Level, with more precision (hence the need for the additional 5 HCAL channels) Level 2 lter constructs the appropriate sum, the data is ready for formatting and sending to Level 2/DAQ. Each of these components are discussed below. 6
7 Purpose Bits ower energy 8 owermuon ag ower 2 energy 8 ower2muon ag Abort gap ag Hamming bits 5 otal 24 able 2: Format for the 24 bits of Level data prepared by the HR cards. Ch data Ch error Ch data Ch error RAM 32 channels total RAM + + "N" data buckets Level Accepts N (+ bits) N (+ bits) L2 Xmit Control ("SUM"s are calculated here) 6 FIFO 6 x DCC Level Framework LA Crossing LA decoder Address pointer 2 Crossings 2 bits 2 derandomizing buffers Consists of6-bit words: Header: Event ID () crossing/"data state" () Data: Data buckets (N 0) SUM from filter () Address/error () Figure 5: HR Level 2/DAQ Path Derandomizing Buer 0..5 Level 2 Filtering As discussed above, the Level 2 ltering is expected to be more precise than that use for Level. he lter will use as its input the values of a single channel for some number of buckets, and combine them into an energy and associate that energy with a particular beam crossing. he lter will have the form: NX Output = i= w i D i where N is the number of channels involved in the sum (e.g. 0), w i corresponds to the weights and D i corresponds to the 6 bit sum in channel i. For instance, for the Level lter, N = 5, w = w2 = w3 = :0 and w4 = w5 = ;:5. A Monte Carlo study will determine the optimum weights and number of channels. Note that we plan to implement this lter using the ECAL ASIC. 7
8 0..6 Status he current eort at Maryland, led by Professor Baden, is concerned with demonstrating the functionality needed by CMS. Specically, since CMS is a fully pipelined front-end trigger and DAQ experiment, it will be up to the Maryland group to demonstrate that the current design will have the capability of accepting data at the prescribed rate, maintaining the pipeline, establishing which data from which bucket belongs to which interaction (at least 8% of the data for the HCAl will be spread over 3 time buckets), producing Level trigger primitives, sending these trigger data to the Level trigger framework, wait for a Level accept or reject, and transmitting accepted data to the data concentrator for a DAQ readout cycle. he Maryland group is also charged with organizing a working readout system for the Summer 200 HCAL source calibration project at FNAL. During these tests the HCAL will be read out at 40MHz for the rst time using the demonstrator system we are building. A pipeline is not necessary for this test, however the front-end and DAQ system will be exercised. At this time (Spring 200) we have produced a rst demonstrator prototype of the HCAL rigger and Readout (HR) card (see gure 6). his card will consist of 8 (out of 32) input channels (2 channels per ber, 2 bers per O-to-E converter, 2 converters) and a large Altera Apex 20k400 FPGA. All CMS timing information, which comesin over the rigger iming Control (C) system will be present on this card, facilitating our learning the CMS C system. All rmware (including VME) will be written here at Maryland by ullio Grassi (lead engineer) and Professor Baden. he HCAL front-end will be emulated using a Front End Emulator (FEE) board designed and built at Maryland (see gure 7). his board provides for fake data (8 bers, which would drive 2 demonstrator boards), output over ber, and all required timing signals. Plans call for the demonstrator system to be integrated by the summer 200, after which we will bring a working system to FNAL for the source tests sometime in late summer. his is a full-time research eort, as we are building a 40MHz pipelined DAQ system from scratch. We will be using a U VIPA VME crate, with a Pentium 3 CPU board running Linux (RedHat or SUSE) which will have VME drivers. We are working on the hardware, rmware for the hardware FPGAs (both cards), and DAQ system with help from UIC and Princeton. he Data Concentrator Card (DCC) is being built by the Boston University group (Professor James Rolf and Eric Hazen) and this card will be integrated into the demonstrator system along with all the other cards. By the fall of 2002, we will have a full-channel production card in progress to meet the ocial CMS HCAL project milestones. Current analysis requires approximately 450 of these cards to be built and delivered to CERN including spares (the number of cards can still change depending on some nal design decisions). References [] Waiting for the FNAL group's DR on the QIE. 8
9
10
USCMS HCAL FERU: Front End Readout Unit. Drew Baden University of Maryland February 2000
USCMS HCAL FERU: Front End Readout Unit Drew Baden University of Maryland February 2000 HCAL Front-End Readout Unit Joint effort between: University of Maryland Drew Baden (Level 3 Manager) Boston University
More informationCMS Trigger/DAQ HCAL FERU System
CMS Trigger/DAQ HCAL FERU System Drew Baden University of Maryland October 2000 http://macdrew.physics.umd.edu/cms/ Honest assessment: About 3 months behind schedule. TRIDAS Overall Project Timelines Expected
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Tullio Grassi, Drew Baden University of Maryland Jim Rohlf Boston University CMS/CERN. Nov, 2001 HCAL TriDAS 1 CMS TriDAS Architecture Data from CMS FE
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Drew Baden University of Maryland March 2002 http://macdrew.physics.umd.edu/cms/ see also: http://tgrassi.home.cern.ch/~tgrassi/hcal/ CMS/CERN. Mar, 2002
More informationRPC Trigger Overview
RPC Trigger Overview presented by Maciek Kudla, Warsaw University RPC Trigger ESR Warsaw, July 8th, 2003 RPC Trigger Task The task of RPC Muon Trigger electronics is to deliver 4 highest momentum muons
More informationVelo readout board RB3. Common L1 board (ROB)
Velo readout board RB3 Testing... Common L1 board (ROB) Specifying Federica Legger 10 February 2003 1 Summary LHCb Detectors Online (Trigger, DAQ) VELO (detector and Readout chain) L1 electronics for VELO
More informationHCAL FE/DAQ Overview
HCAL FE/DAQ Overview CAL REGIONAL TRIGGER Trigger Primitives DAQ RUI DAQ DATA SLINK64 [1 Gbit/s] C P U D C C H T R H T R H T R READ-OUT Crate (in UXA) 18 HTRs per Readout Crate TTC 16 bits @ 80 MHz FRONT-END
More informationATLAS TDAQ RoI Builder and the Level 2 Supervisor system
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair 1, J. Dawson 1, G. Drake 1, W. Haberichter 1, J. Schlereth 1, M. Abolins 2, Y. Ermoline 2, B. G. Pope 2 1 Argonne National Laboratory,
More informationReadout-Nodes. Master-Node S-LINK. Crate Controller VME ROD. Read out data (PipelineBus) VME. PipelineBus Controller PPM VME. To DAQ (S-Link) PPM
THE READOUT BU OF THE ATLA LEVEL- CALORIMETER TRIGGER PRE-PROCEOR C. chumacher Institut fur Hochenergiephysik, Heidelberg, Germany (e-mail: schumacher@asic.uni-heidelberg.de) representing the ATLA level-
More informationTrigger Report. W. H. Smith U. Wisconsin. Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities CMS
Trigger Report W. H. Smith U. Wisconsin Calorimeter & Muon Trigger: Highlights Milestones Concerns Near-term Activities Calorimeter Trigger Highlights, Milestones, Activities: Receiver Card Prototype delivered
More informationHCAL Trigger Readout
HCAL Trigger Readout HTR Status and Clocking Issues D. Baden, T. Grassi http://www.physics.umd.edu/hep/esr_dec_2002.pdf 1 FE/DAQ Electronics S-Link: 64 bits @ 25 MHz Trigger Primitives READ-OUT Crate CAL
More informationHCAL TPG and Readout
HCAL TPG and Readout CMS HCAL Readout Status CERN Drew Baden University of Maryland March 2002 CMS/CERN. Mar, 2002 HCAL TriDAS 1 HCAL FE/DAQ Changes CAL REGIONAL TRIGGER Trigger Primitives DAQ RUI NEW
More informationThe ATLAS Level-1 Muon to Central Trigger Processor Interface
The ATLAS Level-1 Muon to Central Processor D. Berge a, N. Ellis a, P. Farthouat a, S. Haas a, P. Klofver a, A. Krasznahorkay a,b, A. Messina a, T. Pauly a, G. Schuler a, R. Spiwoks a, T. Wengler a,c a
More informationElectronics on the detector Mechanical constraints: Fixing the module on the PM base.
PID meeting Mechanical implementation ti Electronics architecture SNATS upgrade proposal Christophe Beigbeder PID meeting 1 Electronics is split in two parts : - one directly mounted on the PM base receiving
More informationS-LINK: A Prototype of the ATLAS Read-out Link
: A Prototype of the ATLAS Read-out Link Erik van der Bij, Robert McLaren, Zoltán Meggyesi EP-Division CERN, CH-1211 Geneva 23 Abstract The ATLAS data acquisition system needs over 1500 read-out links
More informationThe ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments September 2004, BOSTON, USA
Carmen González Gutierrez (CERN PH/ED) The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 17 September 2004, BOSTON, USA Outline: 9 System overview 9 Readout
More informationRT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
More informationDeployment of the CMS Tracker AMC as backend for the CMS pixel detector
Home Search Collections Journals About Contact us My IOPscience Deployment of the CMS Tracker AMC as backend for the CMS pixel detector This content has been downloaded from IOPscience. Please scroll down
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review June 5, 2002
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Review June 5, 2002 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_plen02.pdf W. Smith, U. Wisconsin,
More information2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System
Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only
More informationTrack-Finder Test Results and VME Backplane R&D. D.Acosta University of Florida
Track-Finder Test Results and VME Backplane R&D D.Acosta University of Florida 1 Technical Design Report Trigger TDR is completed! A large amount effort went not only into the 630 pages, but into CSC Track-Finder
More informationPresentation Outline. Data Concentrator Card for ECAL. ECAL Data Volume and Raw Data generation. DCC Conceptual Design
Data Concentrator Card for ECAL Presentation Outline ECAL Data Volume and Raw Data generation DCC Conceptual Design Modeling and Simulation of the Hardware DCC TEAM DCC Requirements João Varela ECAL Raw
More informationATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS. University of Mannheim, B6, 26, Mannheim, Germany
ATLANTIS - a modular, hybrid FPGA/CPU processor for the ATLAS Readout Systems A. Kugel, Ch. Hinkelbein, R. Manner, M. Muller, H. Singpiel University of Mannheim, B6, 26, 68131 Mannheim, Germany fkugel,
More informationEMU FED. --- Crate and Electronics. ESR, CERN, November B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling. The Ohio State University
EMU FED --- Crate and Electronics B. Bylsma, S. Durkin, Jason Gilmore, Jianhui Gu, T.Y. Ling The Ohio State University ESR, CERN, November 2004 EMU FED Design EMU FED: Outline FED Crate & Custom Backplane
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationMuon Trigger Electronics in the Counting Room
Muon Trigger Electronics in the Counting Room Darin Acosta University of Florida April 2000 US CMS DOE/NSF Review: April 11-13, 2000 1 Outline Overview of the CSC trigger system Sector Receiver (WBS: 3.1.1.2)
More informationThe CMS Event Builder
The CMS Event Builder Frans Meijers CERN/EP-CMD CMD on behalf of the CMS-DAQ group CHEP03, La Jolla, USA, March 24-28 28 2003 1. Introduction 2. Selected Results from the Technical Design Report R&D programme
More informationTrigger Layout and Responsibilities
CMS EMU TRIGGER ELECTRONICS B. Paul Padley Rice University February 1999 Trigger Layout and Responsibilities Basic Requirements z Latency: < 3.2 us z Fully pipelined synchronous architecture, dead time
More informationThe CMS Global Calorimeter Trigger Hardware Design
The CMS Global Calorimeter Trigger Hardware Design M. Stettler, G. Iles, M. Hansen a, C. Foudas, J. Jones, A. Rose b a CERN, 1211 Geneva 2, Switzerland b Imperial College of London, UK Matthew.Stettler@cern.ch
More informationImplementation of on-line data reduction algorithms in the CMS Endcap Preshower Data Concentrator Cards
Journal of Instrumentation OPEN ACCESS Implementation of on-line data reduction algorithms in the CMS Endcap Preshower Data Concentrator Cards To cite this article: D Barney et al Related content - Prototype
More informationPETsys SiPM Readout System
SiPM Readout System FEB/A_v2 FEB/S FEB/I The SiPM Readout System is designed to read a large number of SiPM photo-sensor pixels in applications where a high data rate and excellent time resolution is required.
More informationBES-III off-detector readout electronics for the GEM detector: an update
BES-III off-detector readout electronics for the GEM detector: an update The CGEM off-detector collaboration ( INFN/Univ. FE, INFN LNF, Univ. Uppsala ) 1 Outline Reminder Update on development status Off-detector
More informationA real time electronics emulator with realistic data generation for reception tests of the CMS ECAL front-end boards
Available on CMS information server CMS CR 2005/029 November 4 th, 2005 A real time electronics emulator with realistic data generation for reception tests of the CMS ECAL front-end s T. Romanteau Ph.
More informationUpdate on PRad GEMs, Readout Electronics & DAQ
Update on PRad GEMs, Readout Electronics & DAQ Kondo Gnanvo University of Virginia, Charlottesville, VA Outline PRad GEMs update Upgrade of SRS electronics Integration into JLab DAQ system Cosmic tests
More informationCalorimeter Trigger Hardware Update
Calorimeter Trigger Hardware Update T. Gorski, P. Klabbers, W. H. Smith, S. Dasu,, J. Tikalsky, D. Seemuth, A. Farmahini-Farahani, A. Perugupalli University of Wisconsin November 15, 2012 1 UW CTP-6 MMC
More informationLevel 0 trigger decision unit for the LHCb experiment
Level 0 trigger decision unit for the LHCb experiment J. Laubser, H. Chanal, R. Cornat, O. Deschamps, M. Magne, P. Perret for the LHCb Collaboration Laboratoire de Physique Corpusculaire (IN2P3/CNRS),
More informationDetector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller)
Detector Data Acquisition Hardware Designs and Features of NGC (New General Detector Controller) Manfred Meyer, Gert Finger European Organisation for Astronomical Research in the Southern Hemisphere, Karl-Schwarzschild-Str.
More informationDHCAL Readout Back End
DHCAL Readout Back End Eric Hazen, John Butler, Shouxiang Wu Boston University Two DCOL Options (1) Use CMS-DCC Already exists, so Lower cost? Quicker? Obsolete components Not optimized for DCAL Copper
More information50GeV KEK IPNS. J-PARC Target R&D sub gr. KEK Electronics/Online gr. Contents. Read-out module Front-end
50GeV Contents Read-out module Front-end KEK IPNS J-PARC Target R&D sub gr. KEK Electronics/Online gr. / Current digitizer VME scalar Advanet ADVME2706 (64ch scanning )? Analog multiplexer Yokogawa WE7271(4ch
More informationData Acquisition Software for CMS HCAL Testbeams
Data Acquisition Software for CMS HCAL Testbeams J. Mans and W. Fisher Princeton University, Princeton, NJ 08544, USA Although CMS will not start operation for several years, many subdetector groups have
More informationInvestigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example
Journal of Physics: Conference Series PAPER OPEN ACCESS Investigation of High-Level Synthesis tools applicability to data acquisition systems design based on the CMS ECAL Data Concentrator Card example
More informationPrototyping NGC. First Light. PICNIC Array Image of ESO Messenger Front Page
Prototyping NGC First Light PICNIC Array Image of ESO Messenger Front Page Introduction and Key Points Constructed is a modular system with : A Back-End as 64 Bit PCI Master/Slave Interface A basic Front-end
More informationUsing Pulsar as an upgrade for L2 decision crate Ted Liu, FNAL (for CDF Pulsar group)
Using Pulsar as an upgrade for 2 decision crate ed iu, FNA (for CDF Pulsar group) For more information about Pulsar board: http://hep.uchicago.edu/~thliu/projects/pulsar/ Back to Basic: What does Global
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationThe ATLAS High Level Trigger Region of Interest Builder
Preprint typeset in JINST style - PAPER VERSION ATL-DAQ-PUB-2007-001 The ATLAS High Level Trigger Region of Interest Builder Robert Blair, John Dawson, Gary Drake, William Haberichter, James Schlereth,
More informationAPV-25 based readout electronics for the SBS front GEM Tracker
APV-25 based readout electronics for the SBS front GEM Tracker Authors: Evaristo Cisbani, Paolo Musico Date: 26/June/2014 Version: 1.0 APV-25 based readout electronics for the SBS front GEM Tracker...
More informationCSC Trigger Motherboard
CSC Trigger Motherboard Functions of TMB Tests: Performance at summer 2003 test beam Radiation, magnetic fields, etc. Plans for TMB production and testing 1 Cathode LCT CSC Trigger Requirements Identify
More informationWBS Trigger. Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Status Review November 20, 2003
WBS 3.1 - Trigger Wesley H. Smith, U. Wisconsin CMS Trigger Project Manager DOE/NSF Status Review November 20, 2003 This talk is available on: http://hep.wisc.edu/wsmith/cms/trig_lehman_nov03.pdf US CMS
More informationA flexible stand-alone testbench for facilitating system tests of the CMS Preshower
A flexible stand-alone testbench for facilitating system tests of the CMS Preshower Paschalis Vichoudis 1,2, Serge Reynaud 1, David Barney 1, Wojciech Bialas 1, Apollo Go 3, Georgios Sidiropoulos 2, Yves
More informationATLAS TDAQ DATAFLOW. RoI Builder Manual. Abstract ATL-DQ-ON Document Version: 3 Document Issue: 6. Document Date: 22/2/05 Document Status:
ATLAS ATL-DQ-ON-0005 DATAFLOW RoI Builder Manual Document Version: 3 Document Issue: 6 Document ID: Document Date: 22/2/05 Document Status: ATLAS-TDAQ-2004-XXX Abstract This report describes the ATLAS
More informationData Acquisition in Particle Physics Experiments. Ing. Giuseppe De Robertis INFN Sez. Di Bari
Data Acquisition in Particle Physics Experiments Ing. Giuseppe De Robertis INFN Sez. Di Bari Outline DAQ systems Theory of operation Case of a large experiment (CMS) Example of readout GEM detectors for
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More information300 MBPS CCSDS PROCESSING USING FPGA s
300 MBPS CCSDS PROCESSING USING FPGA s Thad J. Genrich ABSTRACT This paper describes a 300 Mega Bit Per Second (MBPS) Front End Processor (FEP) prototype completed in early 1993. The FEP implements a patent
More informationThe Global Trigger Emulator System for the CMS experiment
The Global Trigger Emulator System for the CMS experiment K. Zachariadou a1, T. Geralis 1, S. Kyriazopoulou 1, C. Markou 1, I. Michailakis 1 Abstract--We present the development of the Global Trigger Emulator
More informationCMX (Common Merger extension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011
(Common Merger extension module) Y. Ermoline for collaboration Preliminary Design Review, Stockholm, 29 June 2011 Outline Current L1 Calorimeter trigger system Possible improvement to maintain trigger
More informationDTTF muon sorting: Wedge Sorter and Barrel Sorter
DTTF muon sorting: Wedge Sorter and Barrel Sorter 1 BS, it sorts the 4 best tracks out of max 24 tracks coming from the 12 WS of barrel Vienna Bologna PHTF 72 x Vienna Bologna Padova 12 WS, each one sorts
More informationMuon Port Card Upgrade Status May 2013
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013 MPC Upgrade Requirements Be able to deliver all 18 trigger primitives from the EMU peripheral crate to the upgraded Sector Processor Preserve
More informationThe MROD. The MDT Precision Chambers ROD. Adriaan König University of Nijmegen. 5 October nd ATLAS ROD Workshop 1
The MROD The MDT Precision Chambers ROD Adriaan König University of Nijmegen 5 October 2000 2nd ATLAS ROD Workshop 1 Contents System Overview MROD-0 Prototype MROD-1 Prototype Performance Study FE Parameter
More informationComments from the Review committee:
Comments from the Review committee: 10/27/2003 Page 1 Frank Chlebana, Eric James, and Jonathan Lewis Summer 2005 should be the target to have all updates complete. We thought that the DAQ simulation should
More informationLevel-1 Regional Calorimeter Trigger System for CMS
Computing in High Energy and Nuclear Physics, La Jolla, CA, USA, March 24-28, 2003 1 Level-1 Regional Calorimeter Trigger System for CMS P. Chumney, S. Dasu, J. Lackey, M. Jaworski, P. Robl, W. H. Smith
More informationCHEPREO PHYSICS RESEARCH
CHEPREO PHYSICS RESEARCH Vasken Hagopian Florida State University Stephan L. Linn Florida International University 23 July 2004 1 CMS HCAL 2 Current Research Activities Host of Winter 04 HCAL meeting at
More informationAtlantis MultiRob Scenario
Atlantis MultiRob Scenario --------------------------------- The ATLANTIS system is described in the attached document robscenario.pdf and can be viewed as a standard PC with a number of FPGA co-processors.
More informationAlternative Ideas for the CALICE Back-End System
Alternative Ideas for the CALICE Back-End System Matthew Warren and Gordon Crone University College London 5 February 2002 5 Feb 2002 Alternative Ideas for the CALICE Backend System 1 Concept Based on
More informationResults of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger
Results of a Sliced System Test for the ATLAS End-cap Muon Level-1 Trigger H.Kano*, K.Hasuko, Y.Matsumoto, Y.Nakamura, *Corresponding Author: kano@icepp.s.u-tokyo.ac.jp ICEPP, University of Tokyo, 7-3-1
More informationSchematic. A: Overview of the Integrated Detector Readout Electronics and DAQ-System. optical Gbit link. 1GB DDR Ram.
A: Overview of the Integrated Detector Readout Electronics and DAQ-System N s CASCADE Detector Frontend (X0) (X) (Y0) (Y) optional: CIPix- Board (T) Optical Gigabit Link CDR.0 FPGA based readout board
More informationDevelopment of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments
Development of a PCI Based Data Acquisition Platform for High Intensity Accelerator Experiments T. Higuchi, H. Fujii, M. Ikeno, Y. Igarashi, E. Inoue, R. Itoh, H. Kodama, T. Murakami, M. Nakao, K. Nakayoshi,
More informationFIC for L2 Inputs? With Updates and Decisions from Workshop
FIC for L2 Inputs? With Updates and Decisions from Workshop James T. Linnemann Michigan State University UIC Workshop April 24, 1998 D0 / Michigan State University 4/30/98 1 Criteria for Decisions Meet
More informationFRC & L3 Buffering. H.Evans Columbia U. 1) Receive/Transmit Road Data from L1CTT 2) Interface to SCL (trigger) 3) Manage L3 Buffers for STT System
D FRC & L3 ing H.Evans Columbia U. FRC asks: 1) Receive/ransmit Road Data from L1C 2) Interface to SCL (trigger) 3) Manage L3 s for S System wo Stages to FRC Design 1) Exact Spec s of Control Functions
More informationROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A.
1 ROB-IN Functional demonstrator of the ATLAS Trigger / DAQ Read-Out Buffer O.Gachelin, M.Huet, P.Le Dû, M.Mur C.E.A. Saclay - DAPNIA 2 Basic principles Data flow : output < input including L2 and L3 according
More informationLHC Detector Upgrades
Su Dong SLAC Summer Institute Aug/2/2012 1 LHC is exceeding expectations in many ways Design lumi 1x10 34 Design pileup ~24 Rapid increase in luminosity Even more dramatic pileup challenge Z->µµ event
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationFrontend Control Electronics for the LHCb upgrade Hardware realization and test
First Prototype of the muon Frontend Control Electronics for the LHCb upgrade Hardware realization and test V. Bocci, G. Chiodi, P. Fresch et al. International Conference on Technology and Instrumentation
More informationDevelopment and test of a versatile DAQ system based on the ATCA standard
Development and test of a versatile DAQ system based on the ATCA standard M.Bianco, a P.J.Loesel, b S.Martoiu, c, ad and A.Zibell e a CERN PH Department, Geneve, Switzerland b Ludwig-Maximilians-Univ.
More informationROM Status Update. U. Marconi, INFN Bologna
ROM Status Update U. Marconi, INFN Bologna Drift Chamber ~ 35 L1 processor EMC ~ 80 L1 processor? SVT L1 processor L3 to L5 ~15 Radiation wall Clk, L1, Sync Cmds Global Level1 Trigger (GLT) Raw L1 FCTS
More informationLASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO-
LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY -LIGO- CALIFORNIA INSTITUTE OF TECHNOLOGY MASSACHUSETTS INSTITUTE OF TECHNOLOGY Document Type DCC Number July 7, 2005 AdvLigo CDS Discussion Paper R.
More informationThe CMS L1 Global Trigger Offline Software
The CMS L1 Global Offline Software Vasile Mihai Ghete Institute for High Energy Physics, Vienna, Austria Seminar 08-09 June 2009, HEPHY Vienna CMS experiment Tracker pixel detector: 3 barrel layers, 2
More informationModules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade
Modules and Front-End Electronics Developments for the ATLAS ITk Strips Upgrade Carlos García Argos, on behalf of the ATLAS ITk Collaboration University of Freiburg International Conference on Technology
More informationChap. 18b Data acquisition
Chap. 18b Data acquisition The first question to ask is do I have more than one detector?.. No simple situation, use a multichannel analyzer (MCA) described in text. In a gross overview this is an ADC
More informationPC-MIP Link Receiver Board Interface Description
PC-MIP Link Receiver Board Interface Description E. Hazen, A. Chertovskikh Boston University Rev 2. August 24, 26 1 Description and Operation This document describes briefly the PC-MIP 3-channel Link Receiver
More informationMezzanine card specifications for Level-2 Calorimeter Trigger Upgrade
CDF/DOC/TRIGGER/CDFR/8533 Mezzanine card specifications for Level-2 Calorimeter Trigger Upgrade L. Sartori 1, A. Bhatti 2, A. Canepa 3, M. Casarsa 4, M. Covery 2, G. Cortiana 5, M. Dell Orso 1, G. Flanagan
More informationA synchronous architecture for the L0 muon trigger
CPPM, IN2P3 CNRS et Université d Aix Marseille II A synchronous architecture for the L0 muon trigger LHCb Technical Note Issue: 1 Revision: 1 Reference: LHCb 2001 010 Created: January 23, 2001 Last modified:
More informationRESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS.
2 RESPONSIBILITIES CIEMAT, MADRID HEPHY, VIENNA INFN, PADOVA INFN, BOLOGNA INFN, TORINO U. AUTONOMA, MADRID & LV, HV PS SYSTEMS 4 5 2 Crates w/bp 2 TIM 3 ROS-25 3 TRG SC 2 RO PP 6 SC crate: 3 units 2
More informationAMC13 Register Display Documentation
AMC13 Register Display Documentation Automatically Generated from status.cc in HCAL xdaq August 9, 2012 Status register at offset 0 in Virtex address space [ctrl regs] Reading this registers reports basic
More informationJ. Castelo. IFIC, University of Valencia. SPAIN DRAFT. V1.0 previous to 5/6/2002 phone meeting
TileCal ROD HW Specific Requirements to Use the New LArg Motherboard A Report Document J. Castelo Jose.Castelo@ific.uv.es IFIC, University of Valencia. SPAIN DRAFT V1.0 previous to 5/6/2002 phone meeting
More informationCMS Calorimeter Trigger Phase I upgrade
Journal of Instrumentation OPEN ACCESS CMS Calorimeter Trigger Phase I upgrade To cite this article: P Klabbers et al View the article online for updates and enhancements. Related content - CMS level-1
More informationUpgrading the ATLAS Tile Calorimeter electronics
ITIM Upgrading the ATLAS Tile Calorimeter electronics Gabriel Popeneciu, on behalf of the ATLAS Tile Calorimeter System INCDTIM Cluj Napoca, Romania Gabriel Popeneciu PANIC 2014, Hamburg 26th August 2014
More informationModule Performance Report. ATLAS Calorimeter Level-1 Trigger- Common Merger Module. Version February-2005
Module Performance Report ATLAS Calorimeter Level-1 Trigger- Common Merger Module B. M. Barnett, I. P. Brawn, C N P Gee Version 1.0 23 February-2005 Table of Contents 1 Scope...3 2 Measured Performance...3
More informationHera-B DAQ System and its self-healing abilities
Hera-B DAQ System and its self-healing abilities V.Rybnikov, DESY, Hamburg 1. HERA-B experiment 2. DAQ architecture Read-out Self-healing tools Switch SLT nodes isolation 3. Run control system 4. Self-healing
More informationTrigger Server: TSS, TSM, Server Board
Trigger Server: TSS, TSM, Server Board Selection of two best muon candidates in one chamber and ghost suppression Parallel architecture Two stage processing to Sector Collector (LVDS link) Inside Minicrate
More informationGPS time synchronization system for T2K
GPS time synchronization system for T2K Hans Berns and Jeff Wilkes University of Washington, Seattle SK Collaboration meeting Nov 8, 2007 11/8/07: GPS 1 11/8/07: GPS 2 T2K GPS Time Synchronization: overview
More informationField Program mable Gate Arrays
Field Program mable Gate Arrays M andakini Patil E H E P g r o u p D H E P T I F R SERC school NISER, Bhubaneshwar Nov 7-27 2017 Outline Digital electronics Short history of programmable logic devices
More informationThe Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System
The Track-Finding Processor for the Level- Trigger of the CMS Endcap Muon System D. Acosta, A. Madorsky (Madorsky@phys.ufl.edu), B. Scurlock, S.M. Wang University of Florida A. Atamanchuk, V. Golovtsov,
More informationFPGA Provides Speedy Data Compression for Hyperspectral Imagery
FPGA Provides Speedy Data Compression for Hyperspectral Imagery Engineers implement the Fast Lossless compression algorithm on a Virtex-5 FPGA; this implementation provides the ability to keep up with
More informationTiming distribution and Data Flow for the ATLAS Tile Calorimeter Phase II Upgrade
Timing distribution and Data Flow for the ATLAS Tile Calorimeter Phase II Upgrade Fernando Carrió Argos on behalf of the ATLAS Tile Calorimeter Group Tile Calorimeter Segmented calorimeter of steel plates
More informationStreaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab
Streaming Readout, the JLab perspective Graham Heyes Data Acquisition Support Group Jefferson Lab Introduction After the 12 GeV accelerator upgrade all four halls took production data in Spring of this
More informationAIDA Advanced European Infrastructures for Detectors at Accelerators. Presentation
AIDA-SLIDE-2015-023 AIDA Advanced European Infrastructures for Detectors at Accelerators Presentation A scalable gigabit data acquisition system for calorimeters for linear collider Gastaldi, F (CNRS)
More informationThe White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
More informationBTeV at C0. p p. Tevatron CDF. BTeV - a hadron collider B-physics experiment. Fermi National Accelerator Laboratory. Michael Wang
BTeV Trigger BEAUTY 2003 9 th International Conference on B-Physics at Hadron Machines Oct. 14-18, 2003, Carnegie Mellon University, Fermilab (for the BTeV collaboration) Fermi National Accelerator Laboratory
More informationPROGRESS ON ADF BOARD DESIGN
PROGRESS ON ADF BOARD DESIGN Denis Calvet calvet@hep.saclay.cea.fr CEA Saclay, 91191 Gif-sur-Yvette CEDEX, France Saclay, 16 May 2002 PLAN ANALOG SPLITTER ADF BOARD AND CRATES DIGITAL FILTER SCL INTERFACE
More informationToken Bit Manager for the CMS Pixel Readout
Token Bit Manager for the CMS Pixel Readout Edward Bartz Rutgers University Pixel 2002 International Workshop September 9, 2002 slide 1 TBM Overview Orchestrate the Readout of Several Pixel Chips on a
More information