THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS

Similar documents
New technological opportunities coming along with SystemC/SystemC AMS for AMS IP Handling and Simulation

SYSTEMC AMS ARCHITECTURE EXPLORATION FOR MIXED SIGNAL SYSTEMS

Harmony-AMS Analog/Mixed-Signal Simulator

Connecting MATLAB & Simulink with your SystemVerilog Workflow for Functional Verification

VCS AMS. Mixed-Signal Verification Solution. Overview. testing with transistor-level accuracy. Introduction. Performance. Multicore Technology

Design and Verification of FPGA Applications

ANALOG IP WITH INTELLIGENT IP FROM SYSTEM TO SILICON

Reducing the cost of FPGA/ASIC Verification with MATLAB and Simulink

Making the Most of your MATLAB Models to Improve Verification

Design and Verification of FPGA and ASIC Applications Graham Reith MathWorks

EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools

THE DESIGNER'S GUIDE TO VERILOG-AMS First Edition June 2004

Advanced Verification Topics. Bishnupriya Bhattacharya John Decker Gary Hall Nick Heaton Yaron Kashai Neyaz Khan Zeev Kirshenbaum Efrat Shneydor

Contents 1 Introduction 2 Functional Verification: Challenges and Solutions 3 SystemVerilog Paradigm 4 UVM (Universal Verification Methodology)

Modeling and Verifying Mixed-Signal Designs with MATLAB and Simulink

Development of a modern Airbag System Prototype COSIDE User Experience

Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS AMS September 2014

ASIC world. Start Specification Design Verification Layout Validation Finish

Sneak Preview of the Upcoming SystemC AMS 2.0 Standard

Introduction to SystemC

Simplifying UVM in SystemC

UVM in System C based verification

Modeling embedded systems using SystemC extensions Open SystemC Initiative

THE DESIGNER S GUIDE TO VERILOG-AMS

Schematic/Design Creation

A Meta-Modeling-Based Approach for Automatic Generation of Fault- Injection Processes

Using Formalized Programming Sequences for Higher Quality Virtual Prototypes

Mastering Unexpected Situations Safely. Chassis & Safety Vehicle Dynamics

HIERARCHICAL DESIGN. RTL Hardware Design by P. Chu. Chapter 13 1

Outline HIERARCHICAL DESIGN. 1. Introduction. Benefits of hierarchical design

Digital System Design Lecture 2: Design. Amir Masoud Gharehbaghi

A Framework for the Design of Mixed-Signal Systems with Polymorphic Signals

Mixed Signal Verification Transistor to SoC

electronic lab 11 Fedora Electronic Lab empowers hardware engineers and universities with opensource solutions for micro nano electronics engineering.

Analog Mixed Signal Extensions for SystemC

Will Everything Start To Look Like An SoC?

Open Verification Methodology (OVM)

Parag Choudhary Engineering Architect

Short Course On Phase-Locked Loops and Their Applications Day 3, PM Lecture. Behavioral Simulation Exercises

Mixed-Signal Extensions for SystemC

Abstraction Layers for Hardware Design

Gerhard Noessing, Villach

Will Everything Start To Look Like An SoC?

Allegro Design Authoring

Incisive Enterprise Verifier

A Deterministic Flow Combining Virtual Platforms, Emulation, and Hardware Prototypes

101-1 Under-Graduate Project Digital IC Design Flow

Responding to TAT Improvement Challenge through Testbench Configurability and Re-use

UVM for VHDL. Fast-track Verilog for VHDL Users. Cont.

UVM-SystemC Standardization Status and Latest Developments

Modular SystemC. In-house Training Options. For further information contact your local Doulos Sales Office.

Analog Verification Concepts: Industrial Deployment Case Studies

Overview. Design flow. Principles of logic synthesis. Logic Synthesis with the common tools. Conclusions

Making it Easy to Deploy the UVM by Dr. Christoph Sühnel, frobas GmbH

Generation of UVM compliant Test Benches for Automotive Systems using IP-XACT with UVM-SystemC and SystemC AMS

NEW FPGA DESIGN AND VERIFICATION TECHNIQUES MICHAL HUSEJKO IT-PES-ES

Hardware Description Languages & System Description Languages Properties

SystemC Standardization Update Including UVM for SystemC Accellera Systems Initiative SystemC Standards Update. Andy Goodrich, Cadence Design Systems

Digital System Design

Pre-Silicon Host-based Unit Testing of Driver Software using SystemC Models

Appendix SystemC Product Briefs. All product claims contained within are provided by the respective supplying company.

EITF35: Introduction to Structured VLSI Design

Evolution of CAD Tools & Verilog HDL Definition

COMPLEX EMBEDDED SYSTEMS

Custom WaveView ADV Complete Transistor-Level Analysis and Debugging Environment

Virtuoso Layout Suite XL

IOT is IOMSLPT for Verification Engineers

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany

THE DEVELOPMENT OF ADVANCED VERIFICATION ENVIRONMENTS USING SYSTEM VERILOG

Early Models in Silicon with SystemC synthesis

Hardware Design Verification: Simulation and Formal Method-Based Approaches William K Lam Prentice Hall Modern Semiconductor Design Series

Checking for TLM-2.0 Compliance - Why Bother? Dr. Andrea Kroll VP Marketing and Business Development JEDA Technologies, Inc.

Agenda. Presentation Team: Agenda: Pascal Bolzhauser, Key Developer, Lothar Linhard, VP Engineering,

FPGA PROTOTYPING BY VERILOG EXAMPLES XILINX SPARTAN 3 VERSION

SystemC-AMS Requirements, Design Objectives and Rationale

Tanner Analog Front End Flow. Student Workbook

Die virtuelle Plattform:

ADS Ptolemy in AMSD-ADE

Hardware Implementation and Verification by Model-Based Design Workflow - Communication Models to FPGA-based Radio

High-Level Information Interface

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator

Hardware in the Loop Functional Verification Methodology

Integrating MATLAB with Verification HDLs for Functional Verification of Image and Video Processing ASIC

EE 4755 Digital Design Using Hardware Description Languages

Efficient use of Virtual Prototypes in HW/SW Development and Verification

Design Refinement of Embedded Analog/Mixed-Signal Systems and how to support it*

DIGITAL DESIGN TECHNOLOGY & TECHNIQUES

Generating system documentation augmented with traceability information, using a central XML-based repository

JEE2600 INTRODUCTION TO DIGITAL LOGIC AND COMPUTER DESIGN. ModelSim Tutorial. Prepared by: Phil Beck 9/8/2008. Voter Function

Important Characteristics of VHDL-AMS and Modelica with Respect to Model Exchange

PG DIPLOMA COURSE IN VERIFICATION USING SYSTEMVERILOG & UVM NEOSCHIP TECHNOLOGIES

System Level Design Technologies and System Level Design Languages

Hardware Design and Simulation for Verification

An overview of standard cell based digital VLSI design

Will Silicon Proof Stay the Only Way to Verify Analog Circuits?

FMI Kit for Simulink version by Dassault Systèmes

Ensuring System Integrity through Advanced System Software Verification

Simulation with Verilog-XL

FPGA for Software Engineers

APPENDIX-A INTRODUCTION TO OrCAD PSPICE

Transcription:

THE DESIGN ENVIRONMENT FOR HETEROGENEOUS SYSTEMS SystemC / SystemC AMS based Simulation and Modeling Technologies

Outline COSIDE Today COSIDE 2.0 COSIDE Future 2

Management Summary Combination of analog and mixed-signal hardware and software Integration of standard tools (Matlab, Cadence, Synopsys, etc.) HiL simulation, testing Large libraries Improved and extended analog solvers Generation of IP-protected customer models Formal verification 3

SystemC AMS Language Principal and Base for COSIDE C++ based Hardware description language for higher abstraction levels Hosted and standardized by the Accellera Systems Initiative (former OSCI) SystemC focuses on the description of digital hard- and software on higher abstraction levels SystemC AMS extends SystemC for abstract modeling of analog/mixedsignal 4

Modeling language comparison Level of Abstraction MAST (A) Spice (A) Modelica * (A) VHDL-AMS * Verilog-AMS * Verilog-A * (A) SystemC-AMS SPICE (A) Fast Spice (A) Ptolemy SPW (A/D) SystemC/TLM SystemC-AMS* Simulation Speed SystemVerilog * (D) (A/D) VHDL * (Verilog) * (D) * Std. Language (A) mainly analog focused (D) mainly digital focused (A/D) mixed signal focus 5

SystemC AMS Based System Modeling The basic technology for the Accellera SystemC AMS language standard was developed by Fraunhofer IIS/EAS Modeling method / language Fast-Spice Simulator Computing time for 1 sec real time 1.000.000.000 sec approx. 30 years VHDL/VHDL-AMS 100.000 sec approx. 1 day SystemC / SystemC AMS 5 sec (Source: Dr. Georg Pelz Infineon AG; Simulation of a window lifter) Advantage: SystemC/SystemC AMS modeling technology enables the overall system simulation of application scenarios Downside: Technology is complex und modeling effort is high 6

COSIDE Design Environment based on SystemC / SystemC AMS Powerful Modeling Modelling Capabilities Schematic Design Entry Accellera System Initiative Compliant Full TLM 2.0 Support SystemC / VHDL Mixed Language Modeling Basic Model Libraries Profiling Performance and Memory Leakages, Model & TB Generation Designed by the Developers of the SystemC AMS Proof-of-Concept Library 7

COSIDE Customer Advantages Improved modelling efficiency Higher model quality Low entry level Improved maintainability Enabling model reuse Extended model (re)use cases License-free simulation 8

COSIDE Schematic Editor Schematic Editor Eclipse integrated (GMF/GEF based) Double click to source file, hierarchy browsing Autorouting also if modules moved Improved parameter handling Advanced editing features Advanced Copy&Paste Printing and svg, png, export 9

COSIDE TLM Modeling Support Full TLM 2.0 Support Additional TLM generic library (full TLM 2.0 compliant) 10

COSIDE XML-Editor Frontend / Code completion Easy model definition via XML editor frontend SC/SCA Syntax highlighting Code completion with suggestions 11

COSIDE Simulation Control, Debugging Simulation Control, Debugging SCSimCtrl: Advanced Drag n Drop Trace Selection, Hierarchy Browsing and and Simulation Control Debugging Facilities in in Stand-alone as as well as as in in Coupled Simulation Scenarios 12

COSIDE Easy Tool Coupling Tool Couplings for model exchange and implementation level verification Customer Model Generation with ensured IP-Protection Model Exchange with reproducible analogue simulation behavior Hardware in the Loop Simulation with dspace, ZedBoard (ARM ) 13

COSIDE Direct SystemC AMS HiL-Simulation Test of Component Specification (e.g. for IC s) Test of Hardware Components in a not yet existing environment SystemC AMS Model ds1006.x86 Source: dspace 14

COSIDE SystemC HiL-Testing with COSIDE @Lab download monitor integrate Source: ZedBoard.org Setup SystemC UVM high level Regression Tests COSIDE @Lab: reuse Testbench for Prototype Validation in the Laboratory Integrate Lab. Equipment via RS232, GPIB etc. 15

COSIDE State Chart Editor UML based State Chart design entry Code generation backend 16

COSIDE State Chart Code generation Statechart Code Generator hierarchic statechart back annotation XML Java/XSLT complex operations: design rule checks, automated verification, model transformations, e.g. remove complex structures, hierarchy flatten, preprocessing, target specific backend: Java/XSLT Java/XSLT Java/XSLT simplified statechart SystemC behavioral Controller C-code NuSMV counter examples 17

COSIDE Formal Verification of State Charts Back Annotation Formal Checker 18

COSIDE SystemC AMS Libraries Library with approx. 130 basic elements Optimized Line models Failure Injection Statistical Simulation Regression Test Concept Architecture Select Signal bundles / Abstract signals / Reconnect signals from test bench Tracing and Object access via pattern matching Easily usable TLM Library with debug feature 19

COSIDE 2.0 20

COSIDE 2.0 - Highlights Eclipse 4 based New Model libraries Completely SystemC AMS 2.0 compliant Model templates Documentation Example Projects Improved usability Screen casts for typical use cases 21

COSIDE Piece Wise Linear (PWL) SystemC AMS Extension Fast and robust modelling of diodes Modelling of switched networks, pwm stages, Modelling of slew rates 22

COSIDE SystemC / SystemC AMS Spice Integration Mixing Spice and SystemC-AMS ELN modules Spice linked to SystemC-AMS kernel SystemC-AMS Spice modules or embedded Spice description (subcircuits) and modelcards 23

COSIDE RF SystemC / SystemC AMS Libraries RF modelling at system level Library of basic elements 24

COSIDE Mechanical SystemC AMS Library Fast and robust models Basics for modelling mechanical environments 25

Library Licensing Pre-compiled inside larger models, distribution always allowed Apache source code available COSIDE Open License Source code available distribution is allowed pre-compiled only COSIDE License no source code available 26

Library Model Import Green and yellow signed models can be imported into the current project They can be renamed and adopted They can used as templates for own primitive models 27

Library Documentation Short description preview Direct access via menu Completely re-worked and improved 28

Example Projects Examples with typical use cases and modelling techniques Import into current workspace Models or libraries can be used as templates via copy model / library function 29

Documentation PDF based documentation Completely re-worked and re-structured 30

Screen Casts 31

COSIDE Test and Build Flow 32

COSIDE - Future System level tool-suite for modelling, design, verification and integration of HW/SW mixed signal systems 33

COSIDE - Future Verification UVM-SystemC (AMS) integration Model Libraries Documentation / Usability Cooperation with partners Your requests 34

THANK YOU FOR YOUR ATTENTION YOUR CONTACT Karsten Einwich Group Manager karsten.einwich@eas.iis.fraunhofer.de +49-351-4640-712 Thomas Hartung Marketing / Sales COSIDE thomas.hartung@eas.iis.fraunhofer.de +49-351-4640-741 Fraunhofer Institute for Integrated Circuits IIS Design Automation Division EAS Zeunerstraße 38 01069 Dresden, Germany www.coside.de 35

2024 © technodocbox.com Privacy Policy | Terms of Service | Feedback