Avnet Speedway Design Workshop

Similar documents
Avnet Speedway Design Workshop

Using Model-Based Design to Design Real-Time Video Processing Systems

Intro to System Generator. Objectives. After completing this module, you will be able to:

Spartan -6 LX150T Development Kit Hardware Co-Simulation Reference Design User Guide

Spartan -6 LX150T Development Kit Hardware Co-Simulation Reference Design Tutorial

Designing and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1

Virtex 6 FPGA Broadcast Connectivity Kit FAQ

Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009

Hardware and Software Co-Design for Motor Control Applications

Model-Based Design for Video/Image Processing Applications

Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation

English Japanese

Extending Model-Based Design for HW/SW Design and Verification in MPSoCs Jim Tung MathWorks Fellow

Introducing Simulink R2012b for Signal Processing & Communications Graham Reith Senior Team Leader, UK Application Engineering

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink

Tutorial - Using Xilinx System Generator 14.6 for Co-Simulation on Digilent NEXYS3 (Spartan-6) Board

Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team

Model-Based Design: Generating Embedded Code for Prototyping or Production

Agenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs

MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany

Hardware and Software Co-Design for Motor Control Applications

Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC

MathWorks Products and Prices North America January 2018

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink

Using MATLAB and Simulink for Image and Video Processing

Making the Most of your MATLAB Models to Improve Verification

Design and Verification of FPGA Applications

Addressing Fixed Point Design Challenges

White Paper. The advantages of using a combination of DSP s and FPGA s. Version: 1.0. Author: Louis N. Bélanger. Date: May, 2004.

Accelerating FPGA/ASIC Design and Verification

[Sub Track 1-3] FPGA/ASIC 을타겟으로한알고리즘의효율적인생성방법및신기능소개

Optimize DSP Designs and Code using Fixed-Point Designer

Kintex-7: Hardware Co-simulation and Design Using Simulink and Sysgen

Spartan-6 LX9 MicroBoard Embedded Tutorial. Tutorial 5 Embedded Chipscope Debugging

Enabling success from the center of technology. Xilinx DSP Model-Based Design Solutions

Targeting Motor Control Algorithms to System-on-Chip Devices

Melon S3 FPGA Development Board Product Datasheet

Model-Based Design for Altera FPGAs Using HDL Code Generation The MathWorks, Inc. 1

Model-Based Design for High Integrity Software Development Mike Anthony Senior Application Engineer The MathWorks, Inc.

What s New with the MATLAB and Simulink Product Families. Marta Wilczkowiak & Coorous Mohtadi Application Engineering Group

Design and Verification of FPGA and ASIC Applications Graham Reith MathWorks

The MathWorks Products and Prices Euro Academic March 2010

Modeling a 4G LTE System in MATLAB

Optimization and Implementation of Embedded Signal Processing Algorithms Jonas Rutström Senior Application Engineer

Real-Time Testing in a Modern, Agile Development Workflow

Reducing the cost of FPGA/ASIC Verification with MATLAB and Simulink

II. LITERATURE SURVEY

SMT6040 Sundance Simulink Toolbox

Designing and Targeting Video Processing Subsystems for Hardware

Implementing MATLAB Algorithms in FPGAs and ASICs By Alexander Schreiber Senior Application Engineer MathWorks

Prototyping and Deployment of Real- Time Signal Processing Algorithms for Engine Control and Diagnosis

Introduction to C and HDL Code Generation from MATLAB

Chapter 7. Hardware Implementation Tools

AccelDSP Synthesis Tool

Optimizing HDL IP Development with Real-World I/O. William Baars National Instruments

Agilent Technologies InfiniiVision MSO N5406A FPGA Dynamic Probe for Xilinx

Infiniium MSO8000, MSO9000A and MSO 9000 H-Series N5397A FPGA Dynamic Probe for Xilinx

Case Study on DiaHDL: A Web-based Electronic Design Automation Tool for Education Purpose

Application Development and Deployment With MATLAB

MathWorks Products and Prices North America September 2016

MathWorks Products and Prices International September 2016

ECE 487 LAB 1 ÇANKAYA UNIVERSITY Overview of DSP Board

Spartan-6 and Virtex-6 FPGA Embedded Kit FAQ

Agilent Technologies Infiniium MSO8000 and MSO9000 Series N5397A FPGA Dynamic Probe for Xilinx

Hardware and Software Co-Design for Motor Control Applications

This presentation of uclinux-on-microblaze given

Ein Modell - viele Zielsysteme

Getting Started Guide

Modeling HDL components for FPGAs in control applications

How Real-Time Testing Improves the Design of a PMSM Controller

High-Level and Model-Based Design Targeting FPGAs and SoCs

Model-Based Design Using Simulink, HDL Coder, and DSP Builder for Intel FPGAs By Kiran Kintali, Yongfeng Gu, and Eric Cigan

ISE Design Suite Software Manuals and Help

컴퓨터비전의최신기술 : Deep Learning, 3D Vision and Embedded Vision

A Matlab/Simulink Simulation Approach for Early Field-Programmable Gate Array Hardware Evaluation

Implementation and Verification Daniel MARTINS Application Engineer MathWorks

A NOVEL BASED METHOD TO DESIGN A 4G NETWORK AND TO IMPLEMENT IN REAL TIME USING DSP INTERFACE

FPGA Based Digital Design Using Verilog HDL

DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial

EE 1315 DIGITAL LOGIC LAB EE Dept, UMD

Xilinx ISE Synthesis Tutorial

Simulation, prototyping and verification of standards-based wireless communications

ECE 491 Laboratory 1 Introducing FPGA Design with Verilog September 6, 2004

Adding the ILA Core to an Existing Design Lab

TUTORIAL Auto Code Generation for F2833X Target

AC : INCORPORATING SYSTEM-LEVEL DESIGN TOOLS INTO UPPER-LEVEL DIGITAL DESIGN AND CAPSTONE COURSES

LogiCORE IP ChipScope Pro Integrated Controller (ICON) (v1.05a)

Four Best Practices for Prototyping MATLAB and Simulink Algorithms on FPGAs by Stephan van Beek, Sudhir Sharma, and Sudeepa Prakash, MathWorks

User Manual for DVIP

Introduction to DSP/FPGA Programming Using MATLAB Simulink

Figure 1: The logicraft-cc Platform - Free USB firmware

Modelling and Simulation Made Easy with Simulink Tiffany Liang Application Engineer MathWorks

MathWorks Products and Prices Euro Academic September 2016

Hardware Implementation and Verification by Model-Based Design Workflow - Communication Models to FPGA-based Radio

Tutorial: Image Filtering, System Generator Matlab/Simulink

Parallel Application from Rapid Simulation

A Framework for Video Processing with the DM6437 DVDP *

FPGA system development What you need to think about. Frédéric Leens, CEO

Simulink Design Environment

Transcription:

Accelerating Your Success Avnet Speedway Design Workshop Lecture 6: Summary V10_1_2_0

Avnet SpeedWay Workshops Model-Based Design Flow Develop Executable Spec in Simulink Design Exploration for Targeting Hardware Partition Between DSP and FPGA Co-Processor Verify Hardware in HW Co-simulation Implement Stand-Alone Video System 2 2

Avnet SpeedWay Workshops Model-Based Design Tool Flow MathWorks TI TI MATLAB and Simulink Algorithm and System Design Xilinx Avnet Real-Time Workshop Embedded Coder, Targets, Links Xilinx System Generator for DSP Generate Verify C / ASM Link for CCS Code Composer Generate HDL ISE Verify Hardware Co-simulation DSP FPGA Avnet Spartan3A-DSP FPGA / DaVinci Platform 3 3

BAE Systems Achieves 80% Reduction in Software-Defined Radio Development Time with Model-Based Design and Xilinx System Generator Challenge To develop a military standard SDR waveform for satellite communications Solution Use Simulink and Xilinx System Generator to rapidly design, debug, and automatically generate code for an SDR signal processing chain Results Project development time reduced by 80% Problems found and eliminated faster Clocking and interfacing simplified Link to user story Custom board used in the traditional design workflow. Using Simulink and Xilinx System Generator we designed and developed the signal processing chain of the SDR and achieved a 10-to-1 reduction in development time. Dr. David Haessig BAE Systems Industry: Aerospace and Defense, Communications Application: Model-Based Design (MBD), Simulation, Signal Processing (SPC), Automatic Code Generation Products: Simulink, Real-Time Workshop, Communications Blockset, Signal Processing Blockset Partner Products: Xilinx System Generator, Xilinx ISE

Doheny Eye Institute Develops Next-Generation of Retinal Prosthesis with MathWorks Tools and TI DSPs Challenge To develop next-generation, higher-resolution retinal prostheses Solution Use MathWorks tools to develop, simulate, and automatically generate code for real-time image processing algorithms Results Development time reduced from months to weeks DSP deployment streamlined Patient testing improved Link to user story Illustration of a retinal prosthesis prototype. With Video and Image Processing Blockset and Target Support Package TC6, we rapidly prototype our image and video processing algorithms on the DM642 board. This can save me days or weeks of time. Neha Parikh Doheny Eye Institute Industry: Medical, Education, Academia Application: Model-Based Design (MBD), Modeling and Simulation, Automatic Code Generation, Image Processing Products: MATLAB, Simulink, Real-Time Workshop, Embedded IDE Link CC, Target Support Package TC6, Image Processing Toolbox

Featured Xilinx Services Titanium Dedicated Engineering Dedicated FPGA Expertise On-site engineering resources to enhance design productivity Embedded Processing QuickStart! Onsite Customized Support 2 days training & 3 days design coaching Xilinx Education Targeted Embedded Courses -DSP Implementation Techniques -DSP Design Using System Generator -Introduction to AccelDSP Synthesis Tool Delivering Real Business Results

Next Steps Contact your local Avnet FAE for information on Avnet Spartan-3A DSP FPGA / DaVinci board PS Video EXP Module NEC LCD Panel Xilinx ISE, System Generator, ChipScope and USB JTAG cable TI Code Composer Studio Visit www.mathworks.com/avnet_trial for a free 30-day trial of MATLAB and Simulink All required tools (including blocksets and libraries) are ~$30K for individual licenses in North America Contact Ultimate Solutions for information on the Blackhawk USB510L JTAG Emulator Toll Free (USA): 866.455.3383 Email: info@ultsol.com Web: www.ultsol.com

Next Steps Upgrade your workshop kit to include additional tools Must order within 30-days to receive credit for upgrade Don t forget the following Xilinx USB JTAG Cable Blackhawk emulator PS Video EXP NEC LCD Panel 1. Workshop Only Price $595 2. Workshop & Development Kit -Xilinx Spartan -3A DSP / DaVinci Development Kit Price $895 (regular price $1390) 3. Workshop & Development Kit with SysGen -Xilinx Spartan -3A DSP / DaVinci Development Kit -System Generator Software Price $1375 (regular price $2385) 4. Workshop & Development Kit with Code Composer Studio -Xilinx Spartan -3A DSP / DaVinci Development Kit -Code Composer Studio Software Price $1885 (regular price $4985) 5. Workshop, Development Kit, CCS & SysGen -Xilinx Spartan -3A DSP / DaVinci Development Kit -Code Composer Studio Software -System Generator Software Price $2375 (regular price $5980)

Summary Avnet DSP-FPGA co-processing bring the best of both worlds Model-Based Design enables you to Perform algorithm exploration with real-world constraints Enable simulation before hardware implementation Generate code and implement algorithm on HW and SW Perform Hardware-in-the-loop testing and modify algorithms until desirable results are achieved You have the tools to explore, design, and implement in days what otherwise would take months!