Dual Access into Single- Access RAM on a C5x Device

Similar documents
TMS320C5x Memory Paging (Expanding its Address Reach)

Hardware UART for the TMS320C3x

Reading a 16-Bit Bus With the TMS320C5x Serial Port

Implementation of a CELP Speech Coder for the TMS320C30 using SPOX

Bit-reversed Addressing without Data Alignment on the C3x

C Routines for Setting Up the AIC on the TMS320C5x EVM

TMS320 DSP DESIGNER S NOTEBOOK. Serial ROM Boot APPLICATION BRIEF: SPRA233. Alex Tessarolo Digital Signal Processing Products Semiconductor Group

TMS320C5x Interrupt Response Time

Writing TMS320C8x PP Code Under the Multitasking Executive

TMS320 DSP DESIGNER S NOTEBOOK. Multipass Linking APPLICATION BRIEF: SPRA257. Tom Horner Digital Signal Processing Products Semiconductor Group

SN5446A, 47A, 48, SN54LS47, LS48, LS49 SN7446A, 47A, 48, SN74LS47, LS48, LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

Speech Control for Virtual Instruments Using the TMS320C30 DSP

Performance Analysis of Line Echo Cancellation Implementation Using TMS320C6201

Nested Loop Optimization on the TMS320C6x

Creating Single Section for Boot Load When.const Section is Defined

The PCMCIA DSP Card: An All-in-One Communications System

Debugging Shared Memory Systems

Faster Scan Conversion Using the TMS320C80

Techniques for Profiling on ROM-Based Applications

Understanding the TMS320C54x Memory Map and Examining an Optimum C5000 Memory Interface

27 - Line SCSI Terminator With Split Reverse Disconnect

Getting Started Guide: TMS-FET470A256 IAR Kickstart Development Kit

SN54BCT760, SN74BCT760 OCTAL BUFFERS/DRIVERS WITH OPEN-COLLECTOR OUTPUTS


TMS320C62x, TMS320C67x DSP Cache Performance on Vocoder Benchmarks

Connecting TMS320C54x DSP with Flash Memory

SN54F38, SN74F38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

A Multichannel/Algorithm Implementation on the TMS320C6000 DSP

Using LDOs and Power Managers in Systems With Redundant Power Supplies

1998 Technical Documentation Services

Implementing JTAG Testing with MPEG2Lynx

bq2056 Designed to Go Parts List General Description bq2056 Charge Algorithm Current Voltage

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

WM8805_6152_DS28_EV1_REV3 Schematic and Layout. WM8805_6152_DS28_EV1_REV3 Schematic and Layout. Customer Information 1 of 18 June 2007, Rev 3.

SN54ALS04B, SN54AS04, SN74ALS04B, SN74AS04 HEX INVERTERS

EV Evaluation System User Guide. Contents. Kit Contents. Introduction

Application Report. Mixed Signal Products SLOA028

Increase Current Drive Using LVDS

Using Boundary Scan on the TMS320VC5420

SN75240 DUAL UNIVERSAL SERIAL BUS PORT TRANSIENT SUPPRESSOR SLLS266 FEBRUARY 1997

System Testability Using Standard Logic

Using the TMS320 DSP Algorithm Standard in a Dynamic DSP System

Using the bq3285/7e in a Green or Portable Environment

~ > TEXAS~ SN5427, SN54LS27, SN7427, SN74LS27 TRIPLE 3-INPUT POSITIVE-NOR GATES. Vee INSTRUMENTS POST OFOICE BOX OALLAS.

DatasheetDirect.com. Visit to get your free datasheets. This datasheet has been downloaded by

Impact of JTAG/ Testability on Reliability

Developing Plug-and-Play COM Ports using TI Plug-and-Play Controllers

CUSTOM GOOGLE SEARCH. User Guide. User Guide Page 1

Constant Temperature Chamber ATITRS1. Figure 1. Top View. Figure 2. Front View

74AC11139 DUAL 2-LINE DECODER/DEMULTIPLEXER

As of October 1, 1998, our address is:

Voltage Translation (5 V, 3.3 V, 2.5 V, 1.8 V), Switching Standards, and Bus Contention

WM DS28-EV1-REV2 Schematic and Layout WOLFSON DEVICE(S):

Texas Instruments Voltage-Level-Translation Devices

DV2003S1. Fast Charge Development System. Control of On-Board P-FET Switch-Mode Regulator. Features. Connection Descriptions. General Description

C Fast RTS Library User Guide (Rev 1.0)

SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74ALS533A, SN74AS533A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS SDAS270 DECEMBER 1994

12MHz XTAL USB DAC PCM2702E

INVENTORY HISTORY REPORT EXTENSION. User Guide. User Guide Page 1

INVENTORY REPORT EXTENSION. User Guide. User Guide Page 1

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

WM DS28-EV2-REV1 Schematic and Layout

ADD RELATED PRODUCTS TO CART. User Guide. User Guide Page 1

A DSP/BIOS AIC23 Codec Device Driver for the TMS320C5510 DSK

WM CS20-M-REV2

WM DT16-EV1. Customer Standalone Board WOLFSON DEVICE(S): DATE: August 2009

WM DT20-EV1. Customer Standalone Board WOLFSON DEVICE(S): DATE: September 2009

MC1488, SN55188, SN75188 QUADRUPLE LINE DRIVERS

SN54ALS74A, SN54AS74, SN74ALS74A, SN74AS74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

TMS320C54x DSP Programming Environment APPLICATION BRIEF: SPRA182

Recent Advancements in Bus-Interface Packaging and Processing

Logic Solutions for IEEE Std 1284

As of October 1, 1998, our address is:

Designed to GO... Universal Battery Monitor Using the bq2018 Power Minder IC. Typical Applications. Features. Figure 1. bq2018 Circuit Connection

OMAP SW. Release Notes. OMAP Software Tools OST version 2.5 Release. 16xx/1710/242x platforms. Document Revision: 2.5 Release

LPGD SBDN GND 4VR PZVS VLMU VLML PZVO PIZO. 3 GND Signal ground Signal ground pin. Connect ADC and DAC grounds to here.

IT900 STK4 (Starter Kit)

Using the TMS320C5509 USB Bootloader

TPA4861 Audio Power Amplifier Evaluation Module DATA MANUAL: SLOU004

NO P.O. BOXES ALLOWED AT CHECKOUT. User Guide. User Guide Page 1

Configuring Code Composer Studio for OMAP Debugging

SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Memory Allocation Techniques in System with Dynamic Swapping of Application Codes

Microphone Power Gating. Top. Back SPKR. Figure 1 Example Microphone Placement in a Mobile Phone

GUEST CHECKOUT TO REGISTERED CUSTOMERS. User Guide. User Guide Page 1

SavvyCube Ecommerce Analytics Connector by MageWorx. User Guide

Using Endianess Conversion in the OMAP5910 Device

MCS9865 DOS Driver Installation User Manual

TLK10081 EVM Quick Start Guide Texas Instruments Communications Interface Products

A DSP/BIOS AIC23 Codec Device Driver for the TMS320C6416 DSK

IMPORT/EXPORT Newsletter Subscribers. User Guide. User Guide Page 1

TMS320C64x DSP Peripheral Component Interconnect (PCI) Performance

Texas Instruments Solution for Undershoot Protection for Bus Switches

L293 QUADRUPLE HALF-H DRIVER

I2C and the TAS3001C. Introduction. The I2C Protocol. Digital Audio Group ABSTRACT

Quick Start Guide. Figure 1 Voice Capture Board Plugged Directly into Raspberry Pi

GUEST CHECKOUT TO REGISTERED CUSTOMERS

The photograph below shows the PMP9730 Rev E prototype assembly. This circuit was built on a PMP9730 Rev D PCB.

Transcription:

TMS320 DSP DESIGNER S NOTEBOOK Dual Access into Single- Access RAM on a C5x Device APPLICATION BRIEF: SPRA215 Mansoor Chishtie Digital Signal Processing Products Semiconductor Group Texas Instruments February 1993

IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ( Critical Applications ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Copyright 1997, Texas Instruments Incorporated

TRADEMARKS TI is a trademark of Texas Instruments Incorporated. Other brands and names are the property of their respective owners.

CONTACT INFORMATION US TMS320 HOTLINE (281) 274-2320 US TMS320 FAX (281) 274-2324 US TMS320 BBS (281) 274-2323 US TMS320 email dsph@ti.com

Contents Abstract... 7 Design Problem... 8 Solution... 8 Tables Table 1. SARAM Blocks vs. Device... 8

Dual Access into Single-Access RAM on a C5x Device Abstract Using the TMS320C5x DSP, it is possible to make two accesses to Single-Access RAM (SARAM) in one cycle. This document discusses how this is done, and what limits exist. Also discussed are Dual-Access RAMs. Dual Access into Single-Access RAM on a C5x Device 7

Design Problem Solution Table 1. SARAM Blocks vs. Device How do I make two accesses to Single-Access RAM (SARAM) in one cycle? C5x SARAM is NOT just one big RAM block where only one access per cycle is allowed. Instead, it is actually made up of 2K-word size independent RAM blocks, each one of which allows one CPU access per cycle. Hence, the CPU can read/write one 2K block while accessing another 2K block at the same time. All C5x processors support multiple accesses to SARAM in one cycle as long as they go to different RAM blocks. In the case where total SARAM size is not a multiple of 2, one block is made smaller than 2K words. If you understand these restrictions, then you can appropriately arrange code and data to improve code performance. Device Number of SARAM blocks C50 Four 2K blocks and one 1K block C53 One 2K block and one 1K block C51 One 1K block The details of C5x SARAM organization appear in Chapter 4 of the C5x User s Guide (pp. 4-24, 6-2, C-2). Instruction cycle tables in Chapter 4 (pg. 4-24) cover all cases. C5x Dual-Access RAM C5x dual-access RAM is TRULY dual-access in the sense that it will let you access twice per cycle with no restrictions on what locations are accessed. 8 SPRA215