Analyzing Digital Jitter and its Components

Similar documents
Agilent Technologies EZJIT and EZJIT Plus Jitter Analysis Software for Infiniium Series Oscilloscopes

Advanced Jitter Analysis with Real-Time Oscilloscopes

High-Speed Jitter Testing of XFP Transceivers

Keysight Technologies EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes. Data Sheet

On the Modeling and Analysis of Jitter in ATE Using Matlab

Jitter Basics Lab Using SDAIII & Jitter Sim

What the Dual-Dirac Model is and What it is Not

WAVECREST Corporation. PCI Express Measurements with the WAVECREST SIA Application Note No REV A

in Synchronous Ethernet Networks

BERTScope Bit Error Rate Testers Jitter Map Under the Hood A New Methodology for Jitter Separation

EZJIT Plus Jitter Analysis Software for Infiniium Oscilloscopes

5 GT/s and 8 GT/s PCIe Compared

N1014A SFF-8431 (SFP+)

Receiver Tolerance Testing With Crosstalk Aggressors TT-MA2. ArvindA. Kumar, Intel Corporation Martin Miller Ph.D., LeCroy Corporation.

EPSON. Technical Note. Oscillator Jitter and How to Measure It. Introduction. Jitter. Cycle-Cycle Jitter

PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing

Characterize and Debug Crosstalk Issues with Keysight Crosstalk Analysis App

Reference. Menu Overview. Functions Common to Generator (TX) and Analyzer (RX) AC Power. Selecting 115 VAC or 230 VAC Operation

DisplayPort 1.4 Webinar

Signal Integrity Analysis Solutions

Effortless Burst Separation

Specifying Crosstalk. Adam Healey Agere Systems May 4, 2005

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

PCI Express 4.0. Electrical compliance test overview

Characterizing Your PLL-based Designs To Manage System Jitter. Agilent Technologies

REMOTE MANAGER (YellowFin d Fixed WiMAX Analzyer) Manual version 1.0

Serial ATA Gen2 Jitter Tolerance Testing

High-speed I/O test: The ATE paradigm must change

Jitter and Real-Time Eye Oscilloscope Webcast

An Overview of High-Speed Serial Bus Simulation Technologies

Wavecrest SIA-3000 THE REFERENCE STANDARD FOR SIGNAL INTEGRITY ANALYSIS

Crosstalk Analysis Application

Serial Link Analysis and PLL Model

40 and 100 Gigabit Ethernet Consortium Clause 86 40GBASE-SR4 and 100GBASE-SR10 PMD Test Suite v0.1 Technical Document

PCI Express Link Equalization Testing 서동현

Breakthrough Insight into DDR4/LPDDR4 Memory Greater Than 2400 Mb/s

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

SAS-2 Zero-Length Test Load Characterization (07-013r7) Barry Olawsky Hewlett Packard (8/2/2007)

JitKit. Operator's Manual

Debugging and Compliance Testing of Serial Designs

Validation of Quasi-Analytical and Statistical Simulation Techniques for Multi-Gigabit Interconnect Channels

Understanding and Performing Precise Jitter Analysis

100G SWDM4 MSA Technical Specifications Optical Specifications

LeCroy Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY Tel: (845) , Fax: (845) Internet:

Agilent Technologies S-Parameter and TDR Impedance Measurement Solution Summary

LVDS applications, testing, and performance evaluation expand.

QPHY-USB3.1-TX-RX. Instruction Manual

Virtex-6 FPGA GTX Transceiver Characterization Report

Q2 QMS/QFS 16mm Stack Height Final Inch Designs In PCI Express Applications Generation Gbps. Revision Date: February 13, 2009

RT-Eye PCI Express Compliance Module Methods of Implementation (MOI)

MP1800A Series Signal Quality Analyzer MU182020A/40A, MU182021A/41A 25 Gbit/s 1ch MUX/DEMUX, 25 Gbit/s 2ch MUX/DEMUX

White Paper Compromises of Using a 10-Gbps Transceiver at Other Data Rates

Agilent N5393B PCI Express Automated Test Application

USB 3.0 Receiver Compliance Testing

Keysight M8070A System Software for M8000 Series of BER Test Solutions

Proposal for modeling advanced SERDES

Agilent N5393C PCI Express Automated Test Application

DT MS/s High-Speed, Isolated Simultaneous USB Data Acquisition Module. Overview. Key Features. Bandwidth of the DT9862

Cost Effective Solution for Receiver Characterization

Automotive Ethernet BroadR-Reach

QPHY-SFI. Instruction Manual

How to Solve DDR Parametric and Protocol Measurement Challenges

SONET OC-12 JITTER MEASUREMENT

R&S RTO-K81, R&S RTP-K81 PCIe Compliance Test Test Procedures

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Agilent Technologies N5393A PCI Express Electrical Performance Validation and Compliance Software for Infiniium 54855A or Series Oscilloscopes

PCI Express Transmitter Compliance and Debug

PCI Express Electrical Basics

Ethernet SFF-8431 SFP+ SFF-8635 QSFP+ Compliance and Debug Testing. Anshuman Bhat Product Manager

Using SystemView by ELANIX to Generate Bit Error Rate (BER) Curves Maurice L. Schiff, Ph.D., Chief Scientist, ELANIX, Inc.

HOME :: FPGA ENCYCLOPEDIA :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE

MetroPro Surface Texture Parameters

PCI Express 4.0 Test Solution

APPLICATION NOTE AN-406

PCI Express 3.0CEM Stressed Eye Calibration and Receiver Testing

Keysight Technologies N6468A SFP+ Electrical Performance Validation and Conformance Software

Probing High-speed Signals with the Agilent Series of Wide-bandwidth Sampling Oscilloscopes

Remote Manager User s Manual

Agilent N5410A Fibre Channel Automated Test Application

Electrical Clock Recovery Modules

AN 608: HST Jitter and BER Estimator Tool for Stratix IV GX and GT Devices

GIGABIT ETHERNET CONSORTIUM

COMPLIANCE STATEMENT

PCI Express 3.0 Characterization, Compliance, and Debug for Signal Integrity Engineers

GFT6084 Quad 2 / 4GS Digitizer

MIMO RFIC Test Architectures

High Speed Design Testing Solutions

UNDERSTANDING IBIS-AMI SIMULATIONS

Keysight E2688A, N5384A High-Speed Serial Data Analysis and Clock Recovery Software

Selecting PLLs for ASIC Applications Requires Tradeoffs

Q Pairs QTE/QSE-DP Final Inch Designs In PCI Express Applications 16 mm Stack Height

User Manual for the Testing.vi program

CKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL

Fairchild Semiconductor Application Note December 2000 Revised June What is LVDS? FIGURE 2. Driver/Receiver Schematic

USB 3.0 Receiver Compliance Testing. Application Note

Enabling MIPI Physical Layer Test

ITSF 2011 Testing the PDV tolerance of PTPv2 slave clocks, an approach from an operator

Advances in Measurement Based Transient Simulation

Traditional Synchronization Standards Overview

Getting Started with montaj GridKnit

Transcription:

2004 High-Speed Digital Design Seminar Presentation 4 Analyzing Digital Jitter and its Components

Analyzing Digital Jitter and its Components Copyright 2004 Agilent Technologies, Inc. Agenda Jitter Overview Measurement Methodologies Why Separate Jitter? Separating Jitter with the DCA-J Page 2 4-1

Jitter ITU-T Definition: A Measure of the short term time variations of the significant instances of a digital signal from their ideal positions in time. MJSQ Definition: The deviation of a signal edge time at a defined amplitude of the signal from a reference time. Single transition Ideal receiver sample point The EYE Diagram Overlaid transitions Unit Interval Total Jitter Page 3 Classes of Jitter Measurements Jitter Generation How much jitter is the device under test (DUT) generating? Transmitter measurement Jitter Transfer How much of the jitter received by a DUT is passed along to the transmitted signal via the recovered clock? Repeater measurement Typically associated with synchronous networks Jitter Tolerance How much jitter on the input signal can the DUT tolerate and still produce an acceptable bit error ratio (BER) Receiver measurement Page 4 4-2

Jitter Methodologies & Market Segment Use WAN SAN LAN Back Plane PC & Server <= 1 Gb/s 1.5 Gb/s 3 Gb/s 5/6 Gb/s SONET/ SDH Jitter Generation Jitter Transfer Enterprise Jitter Generation requiring separation of jitter into subcomponents Proprietary Some use of Enterprise methods Digital Design Jitter Gen Cycle-to-Cycle N-Cycle 10 Gb/s Jitter Tolerance Banded Jitter Tolerance defined by stressed eye Enterprise Methodology Emerging OIF standard - CEI Page 5 Why Separate Jitter? Mechanism to enable fast estimates of Total Jitter (TJ) at low BER Tool to support budgeting of jitter in new and evolving designs Diagnostic tool for troubleshooting jitter Data Dependent Jitter (DDJ) Deterministic Jitter (DJ) Total Jitter (TJ) Random Jitter (RJ) Periodic Jitter PJ Inter-symbol Interference (ISI) Duty Cycle Distortion (DCD) Page 6 4-3

Enterprise jitter methodology Assess jitter in terms of its impact on system performance Bottom line is bit-error-ratio (BER) Which waveform is most likely to cause poor BER due to jitter? Let s figure out what s going on Page 7 Assessing the impact of jitter on BER System BER less than 1 error per trillion bits (10-12 ) Total jitter needs to be determined to similar probabilities There are things the eye diagram simply cannot tell us Breaking apart the jitter into its various components will efficiently lead us to an accurate measurement Page 8 4-4

Pruning the Enterprise Jitter Family Tree Signal jitter can be composed of several types from several mechanisms Data-Correlated Total Jitter (TJ) Data-Uncorrelated Deterministic Jitter (DJ) Random Jitter (RJ) Data Dependent Jitter (DDJ) Inter-symbol Interference (ISI) Duty Cycle Distortion (DCD) Periodic Jitter PJ Page 9 What Does Data Dependent Jitter Look Like? 270K Samples 1.35M Samples Page 10 4-5

What Does Random Jitter Look Like? 270K Samples 1.35M Samples Page 11 What Does Periodic Jitter Look Like? 270K Samples 1.35M Samples Page 12 4-6

Correlated or uncorrelated to the data? Use averaging to remove uncorrelated jitter Dominant DDJ Dominant RJ 64 avgs 64 avgs Page 13 What Does it Look Like All Together? 270K Samples 1.35M Samples Page 14 4-7

Putting together the pieces The key to understanding the complete jitter picture requires a systematic and efficient approach to isolating and quantifying the various components of jitter Just as important as pulling things apart is knowing how to put them back together for the bottom line impact on BER Page 15 Looking at Jitter Differently Page 16 4-8

Looking at Jitter Differently Page 17 Using Sampling Scope for Jitter Strengths Wide bandwidth Low intrinsic jitter Multi-functionality Scalable Historical Weaknesses Long measurement time Pattern trigger required for DDJ Errors induced by timebase delay Limited control of sampling interval No automated analysis tools Limited statistical sampling Page 18 4-9

A New Measurement Architecture Eliminate Historical Weaknesses New Triggering Hardware Efficient Sampling Technique Automated Jitter Analysis 86100C Infiniium DCA-J Page 19 New Triggering Hardware Build capability into scope to derive a pattern trigger from a clock trigger Determine pattern length and count clock pulses Generates trigger synchronous with pattern repetition PatternLock Enables precise location of samples in time Focus samples anywhere in the pattern Enables precise sampling interval Precise periodic sampling Enables optimal usage of DCA timebase Minimizes error induced by timebase delay Page 20 4-10

Efficient Sampling Technique Essential to maximize utilization of samples for jitter values Determine the amplitude vs. time function of the edge Edge Model Fix sample time at ideal edge location Page 21 Sample 1 Amplitude If amplitude is at threshold - implies no jitter Amplitude > threshold - early edge Amplitude < threshold - late edge ~100X efficiency improvement Sample 2 Jitter Ideal edge position Edge Modeling Build up samples of an edge using traditional sampling Curve fit to get best model of edge Result is mathematical transfer function of amplitude to jitter Page 22 4-11

Automated Jitter Analysis Page 23 Advanced Jitter Analysis Use Counter hardware to focus samples on edges Use averaging to isolate Data-Correlated jitter Focus on individual edges to isolate Data-Uncorrelated jitter Data-Correlated jitter is Data Dependent Jitter (DDJ) Data-Uncorrelated Jitter is made up of Random Jitter (RJ) and uncorrelated Periodic Jitter (PJ) Page 24 4-12

Data Dependent Jitter (DDJ) Correlated DJ TJ Uncorr RJ Average out the uncorrelated jitter Isolates data-correlated contributions only ISI DDJ DCD PJ Measure mean position of every edge in pattern Ideal edge position defined mean of means Obtain DDJ vs. Bit record of edge positions DDJ for a given edge is the difference between its average position and the ideal Peak-to-peak DDJ is difference between earliest edge and latest edge Build histograms for All edges Rising edges Falling edges Page 25 Duty Cycle Distortion (DCD) & Inter-Symbol Interference (ISI) Isolate rising edge data from falling edge data Difference of average locations is J DCD µ Falling - µ Rising Maximum of the peak-to-peak values is J ISI Max (P-to-P Falling, P-to-P Rising ) Correlated TJ DJ DDJ ISI DCD Uncorr RJ PJ µ F µ R DCD P-P F P-P R DDJ Page 26 4-13

Data-Uncorrelated Jitter Correlated DJ TJ Uncorr RJ Focus on only one edge at a time Isolates uncorrelated contributions ISI DDJ DCD PJ Counter hardware provides precise periodic sampling Build a time sampled record Late Periodic samples of uncorrelated jitter Jitter Time Early Build a histogram of uncorrelated jitter RJ, PJ Histogram Page 27 Random Jitter (RJ) Correlated DJ TJ Uncorr RJ Late ISI DDJ DCD PJ Jitter Early PJ spikes NOT used to derive PJ value Time FFT time sampled record Aliased jitter frequency spectrum Shows RJ & PJ PJ appears as spikes Remove PJ spikes from spectrum Interpolate across gaps left behind Resultant spectrum is made up of RJ Integrate noise power in resultant spectrum This is the random jitter (RJ) Page 28 4-14

Periodic Jitter (PJ) Correlated DJ TJ Uncorr RJ ISI DDJ DCD PJ Take RJ info from FFT and construct a Dual Dirac-delta model with appropriate slopes Match Dual Dirac-delta model to RJ, PJ histogram so that peak-peak widths match for 99.8% of volume Separation (offset) of two Gaussians corresponding to the match is the periodic jitter (PJ). Page 29 Deterministic Jitter (DJ) and Total Jitter (TJ) DDJ histogram (Data- RJ, PJ Correlated) and RJ, PJ histogram (Data- Uncorrelated) are measured directly Convolution of these histograms produces a histogram representing the PDF of all of the jitter present Total Jitter histogram * Correlated ISI DJ DDJ DCD TJ Uncorr RJ PJ DDJ Aggregate Jitter Page 30 4-15

Deterministic Jitter (DJ) and Total Jitter (TJ) Correlated TJ DJ DDJ ISI DCD Uncorr RJ PJ DJ Take RJ info from FFT and construct a Dual Dirac-delta model with appropriate slopes Match Dual Dirac-delta model to TJ histogram so that peak-peak widths match for 99.8% of volume Same technique as used to get PJ from RJ, PJ PDF DJ Separation (offset) of two Gaussians corresponding to the match is the deterministic jitter (DJ) Extrapolate down the resultant Dual Diracdelta model to the effective BER of interest (typically 10-12 ) peak-to-peak deviation is TJ Page 31 Seeing the Complete Jitter Picture Page 32 4-16

Jitter Analysis on the DCA-J Low jitter timebase Lowest intrinsic RJ ~800fs rms standard ~200fs rms with 86107A Lowest Intrinsic (TJ) Wide bandwidth Up to 80 GHz Lowest intrinsic DDJ Supports wide range of bit rates Jitter Mode One button simplicity Scalable Supports all existing plug-ins Optical & electrical jitter measurements Multi-function platform Page 33 Summary Need to separate jitter in today's high data rate digital designs: Estimate Total Jitter (TJ) at very low BER Understand the sources of jitter Develop a Jitter budget New jitter characterization techniques provide more insight into jitter Resources: Jitter www.agilent.com/find/jitter_info DCA-J www.agilent.com/find/dca Page 34 4-17

Glossary ITU-T International Telecommunications Union MJSQ Methods for Jitter and Signal Quality BER Bit Error Ratio TIA Time Interval Analyzer TJ Total Jitter RJ Random Jitter DJ Deterministic Jitter PJ Periodic Jitter DDJ Data Dependent Jitter DCD Duty Cycle Distortion ISI Inter-Symbol Interference PDF Probability Density Function Page 35 4-18