Using Symbolic Techniques to find the Maximum Clique in Very Large Sparse Graphs
|
|
- Clifford Atkins
- 6 years ago
- Views:
Transcription
1 Using Symbolic Techniques to find the Maximum Clique in Very Large Sparse Graphs Fulvio CORNO, Paolo PRINETTO, Matteo SONZA REORDA Politecnico di Torino Dipartimento di Automatica e Informatica Torino, Italy Abstract * Several problems arising in CAD for VLSI, especially in logic and high level synthesis, are modeled as graph-theoretical problems. In particular, minimization problems often require the knowledge of the cliques in a graph. This paper presents a new approach for finding the maximum clique in realistic graphs. The algorithm is built around a classical branch-and-bound, but exploits the efficiency of Binary Decision Diagrams and Symbolic Techniques to avoid explicit enumeration of the search space. The approach is proven to be more efficient than classical algorithms, which suffer from the enumeration problem, as well as than purely symbolic implementations, which suffer from the explosion in the size of BDDs. As a result, we are able to compute the maximum clique without introducing approximations for graphs with billions of vertices and transitions. 1. Introduction The importance of efficient algorithms for solving several problems in Graph Theory has been recognized since many years by researchers involved in VLSI CAD. Finding the maximum clique in a graph is an important problem in many areas, like layout [16], testing [11], optimization [19], and synthesis [18] [3]. The problem is NP-complete [12], but efficient heuristics have been found [1] [9]. Unfortunately, when graph size increases, they all sufer form the enumeration problem, since the size of the data structure and the complexity of many elementary operations is at least linear in the size of the graph: this usually prevents the graph from even being represented in memory. On the other hand, the last years have seen the development of techniques for Boolean functions repre- * Contact address: Paolo Prinetto, Dipartimento di Automatica e Informatica, Politecnico di Torino, Corso Duca degli Abruzzi 24, I Torino TO (Italy), Paolo.Prinetto@polito.it sentation and manipulation based on Binary Decision Diagrams (BDDs) [6]. It is now possible to handle complex functions of a large number of variables with acceptable memory and CPU time requirements [4]. We presented a direct approach to solve the maximum clique problem resorting to BDDs in [8]. In that work, a Boolean function encoding all the completely connected components in a graph was computed and the maximum clique was deduced by traversing the BDD representing the function. Severe limitations appeared when the size of the graph or its density were increased, since the computed function required a Boolean variable for each node in the graph, and no known heuristic for variable ordering is able to give satisfactory results when several thousands of variables are involved. Most symbolic algorithms thus suffer from an encoding problem, where one ends up with an intractable number of BDD nodes when trying to encode as a Boolean function all the possible solutions to avoid enumeration. To solve this problem, several approaches have been proposed, ranging from dynamic variable orderings [20] to ad-hoc BDD variants especially suited for encoding sets of objects [17]. Thus, when very large graphs are considered, neither traditional implementations, due to the enumeration problem, nor purely symbolic approaches, due to the encoding problem, are able to find a solution. The goal of this paper is to present a new approach where symbolic manipulations are interspersed with more traditional branch-and-bound computations, allowing us to find a good trade-off between enumeration and encoding. Moreover, heuristics originally developed for traditional implementations can be adopted, while this is not true in purely symbolic approaches. The paper is organized as follows: Section 2 presents the algorithm for the maximum clique problem, as well as an improved version exploiting heuristics to speed-up the computations. Section 3 reports some experimental results showing the applicability of the
2 approach to very large graphs, and Section 4 draws some conclusions. 2. Finding a Maximum Clique Let us consider an undirected graph G = (V, E) composed of a set V of vertices v and a set E V V of edges e = (v i, v j ). A clique in G is a maximal completely connected sub-graph, identified by the subset C V of vertices such that: v i, v j C, (v i, v j ) E. Finding the maximum clique in a graph is an NPcomplete problem [14]. Rich literature exists on resolving algorithms: in [5] a basic branch-and-bound technique is presented; chordal graphs, starting from [13], are exploited in [1]; a simple but efficient enumerative algorithm is presented in [7], while [10] uses an algorithm based on Tabu Search. A naive branch-and-bound algorithm [14] is in Fig. 1. The recursive procedure is invoked on the graph as search( V, 0 ). The bounding condition computes an upper bound on the size of the clique contained in a sub-graph by counting the nodes in the subgraph Symbolic branch-and-bound The algorithm in Fig. 1, when implemented resorting to traditional techniques and applied to very large graphs, suffers from the following inefficiencies: the graph, and in particular its adjacency relation E, are inherently difficult to store when millions or billions of vertices are considered; sets of vertices R and R need to be represented, wasting significant amounts of memory; the computation of R, the set of vertices adjacent to v and internal to R requires O( V ) operations. Symbolic Techniques can be used to overcome these limitations, making a very simple algorithm applicable to huge graphs with little effort. The adopted technique is quite standard, and resorts to the adoption of characteristic functions to represent sets and relations [2], once vertices are given an arbitrary Boolean encoding. Characteristic functions are Boolean functions, therefore they can be represented by BDDs and efficiently operated on by specialized Boolean operators. With Symbolic Techniques, the three problems listed above can be solved as follows: the graph is represented by the characteristic function of its adjacency relation E: χ E (v, v ) = 1 iff (v, v ) E, else 0; (1) sets of vertices, e.g., R, are represented by their characteristic functions: χ R (v) = 1 iff v R, else 0; (2) the computation of the set R of vertices adjacent to R (statement 6 in Fig. 1) is accomplished as: χ R (v ) = v [χ R (v) χ E (v, v ) (v v)]. (3) search( set_of_vertices R, int nesting ) { vertex v, v ; set_of_vertices R ; 1: if( R = ) 2: max_clique = { marked vertices } ; /* its size is nesting */ 3: else 4: for( each vertex v R ) 5: { mark( v ) ; 6: R = { vertices R adjacent to v } ; 7: if( nesting R > max_clique ) /* bounding condition */ 8: search( R, nesting+1 ) ; 9: unmark( v ) ; 10: delete v from R ; } } Figure 1: Branch-and-bound algorithm The adoption of the above representations for the graph and for sets of vertices allows us to deal with very large graphs. When the algorithm is run, its time complexity proves still too high since it consists of a nearly exhaustive search: the adopted bounding condition is not effective since it overestimates the size of the maximum clique contained in a subset of vertices by assuming that subgraphs are complete. To improve the accuracy of the bounding condition, limiting the search space, we adopted a well known heuristic, based on an approximate coloring of the graph. The next two sections explain how an approximate coloring can be symbolically computed, and how this information is exploited to improve the performance of the algorithm Approximate graph coloring Graph coloring associates each vertex a color such that no two adjacent vertices have the same color and that the number of different colors is minimum. The number of necessary colors is an upper bound on the size of the maximum clique in a graph (or subgraph). Finding an exact graph coloring is by itself a NPcomplete problem. Since in this context it will be used solely for improving a bounding condition, an approximate but cheaper solution suffices, where the number of colors needs not be minimum. A classical greedy algorithm for approximate graph coloring considers one vertex at a time, and associates it the lowest-
3 numbered color which is not associated to any of its adjacent vertices: this approach is unacceptable since it requires to consider all the possible vertices. A symbolic approach needs to be developed, where sets of vertices are considered and colored in parallel. The followed approach is summarized in Fig. 2, where for each color a set of independent vertices are computed and are given that color. The association of colors to vertices is encoded by the following characteristic function: χ col (v, c) = 1 iff v is colored with color c, else 0. (4) Resorting to (4), the coloring of vertices in N with col (statement 4) is: χ col (v, c) = χ col (v, c) + [χ N (v) (c = col)]. (5) color( adjacency_relation E ) { vertex v ; set_of_vertices N, N ; 1: N = V ; col = 1 ; do { /* select N N such that N is an independent set */ 3: N = independent_subset( E, N ) ; 4: color all vertices in N with col ; 5: N = N N ; col ++ ; 7: } while ( uncolored vertices exist ) ; } Figure 2: Approximate graph coloring The operation to consider is the selection of the subset N N (statement 3) such that vertices in N are independent (i.e., no two vertices in N are adjacent to each other). This task is more complex since the solution is not unique, involving some choices to be made: when two vertices in N are adjacent, only one should appear in N. To select the vertex to keep, we consider a total ordering on vertices based on their numerical encoding, and represent the ordering relation with its characteristic function χ > (v, v ) defined as: χ > (v, v ) = 1 iff v > v, else 0. (6) Using the ordering relation, a directed acyclic graph (DAG) is induced: in the DAG, for each couple of dependent vertices we choose the smaller one in the ordering. The idea is formalized in Fig. 3, which shows the algorithm used for the selection of the independent subset N. Vertices that have no predecessors (statement 3) are computed as: χ H (v )=χ N (v ) v [χ > (v, v ) χ E (v, v ) χ N (v)], (7) while successors of H (statement 5) are: v [χ H (v) χ E (v, v )]. (8) The number of iterations of the algorithm (i.e., the number of levels of the DAG) is generally much smaller than the size of the resulting set N since at each iteration several vertices are added at once. set_of_vertices independent_subset (adjacency_relation E, set_of_vertices N) { set_of_vertices N ; adjacency_relation E > ; 1: N = ; 2: E > = E (v > v ) ; do { 3: H = { vertices with no predecessor } ; 4: N = N H ; 5: N = N H { successors of H in E }; 6: } while (N ) ; 7: return N ; } Figure 3: Selection of an independent subset N N 2.3. Improved algorithm The previous sub-section showed how to compute an approximate coloring for a graph without explicitly considering every vertex. The information gathered by the procedure is encoded by the characteristic function of the vertex coloring relation, χ col (v, c). This new information is exploited to improve the bounding condition, by estimating the maximum clique in a subgraph with the number of different colors it contains. The bounding condition in Fig. 1 is thus modified according to Fig. 4. 7: if( nesting num_colors_in(r ) > max_clique ) Figure 4: Improved bounding condition The number of colors in a subgraph is computed as: num_colors_in(χ R (v)) = on_set( v[χ R (v) χ col (v, c)] ). (9) The effect of the improved bounding condition is to prune the search tree by giving an accurate upper bound of the clique size in a subgraph. 3. Experimental Results The algorithms described in the previous section were implemented using the BDD package developed at our institution. They amount to less than 1,000 C source code lines. Experiments were run on a Sun
4 SparcStation 2 with 32MB RAM, with a limit of 1,000,000 BDD nodes set. Our purpose was to test the algorithms on very large graphs, with characteristics typical for problems found in the area of VLSI. For this reason we chose to work on the state transition graphs of the standard ISCAS 89 benchmark circuits. The adjacency relation χ E among states has been extracted from the topological description of each circuit. Tab. 1 shows the sizes of the graphs and proves that the BDD data structure is orders of magnitude smaller than the explicit representations. Tab. 2 reports the results obtained in finding the maximum clique in the above graphs. The number of colors used in the approximate coloring of the graph is also reported, and CPU times (in seconds) are shown for both graph coloring and for the branch-and-bound search. Efficiency depends much more on the accuracy of the upper bound than on the size of the graphs. In Tab. 3, a comparison is reported between our mixed symbolic-explicit approach and two other implementations, ran on the same hardware: [8], where a purely symbolic algorithm is adopted, suffers from the necessity of representing BDDs with an enormous number of variables and can be applied for the smallest benchmarks, only; [1], one of the state-of-the-art traditional implementations, exhibits comparable run times on smaller examples but fails to deal with larger graphs due to the memory required by data structures; the basic algorithm presented in this paper is able to work on all the benchmark circuits, since memory allocation with BDDs is more efficient, but run times are unacceptably high due to the nearly exhaustive nature of the search. Only experiments that terminate in less than 10 CPU hours are reported; the effect of the approximate coloring is evident, since CPU times are reduced by orders of magnitude even on the largest graphs. The only experiments that did not complete in 10 hours are s1196 and s1238, due to the looseness of the upper bound. 4. Conclusions A new approach for solving the maximum clique problem in undirected general graphs has been presented. The problem has been solved resorting to a mixed symbolic-explicit approach, taking advantages from both the computational efficiency of BDDs and the clever heuristics that have been developed for traditional algorithms, which allowed us to deal with billions of vertices. Our approach proved effective in finding the maximum clique for the state transition graphs of most sequential benchmark circuits. Former approaches, both symbolic and heuristic, are shown to be unable to deal with such graphs. Current research includes the application of the same approach to other problems of relevant importance in CAD for VLSI, such as the clique covering problem, basis of most minimization algorithms. Acknowledgments The authors wish to thank Dr. Federico Della Croce for the useful discussions and Silvia Chiusano for participation in the development and implementation of the algorithm. References [1] E. Balas, C. S. Yu: Finding a Maximum Clique in an Arbitrary Graph, SIAM Journal of Computing, Vol. 15, No. 4, November 1986, pp [2] J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, L.J. Hwang: Symbolic Model Checking: 1020 States and Beyond, LICS 90: 5th Annual IEEE Symposium on Logic in Computer Science, June 1990, pp [3] R. K. Brayton, G. D. Hachtel, A. L. Sangiovanni- Vincentelli: Multilevel Logic Synthesis, Proceedings of the IEEE, Vol. 78, No. 2, February 1990, pp [4] K. S. Brace, R. L. Rudell, R. E. Bryant: Efficient Implementation of a BDD Package, DAC 90: 27th ACM/IEEE Design Automation Conference, pp [5] C. Bron, J. Kerbosch: Finding All Cliques of an Undirect Graph, Communications of the ACM, Vol. 16, No. 9, September 1973, pp [6] R. E. Bryant: Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, Vol. C-35, No. 8, August 1986, pp [7] R. Carraghan, P. M. Pardalos: An Exact Algorithm for the Maximum Clique Problem, Operations Research Letters, Vol. 9, 1990, pp [8] F. Corno, P. Prinetto, M. Sonza Reorda: Finding the Maximum Clique in a Graph Using BDDs, ICVC 93: IEEE 3rd International Conference on VLSI and CAD, Taejon, Korea, November 1993, pp [9] F. Della Croce, R. Tadei: A multi-kp modeling for the maximum clique problem, European Journal of Operational Research, Vol. 73, El-sevier, 1994, pp [10] C. Friden, A. Hertz, D. De Werra: TABARIS: an Exact Algorithm based on Tabu Search for Finding a Maximum Independent Set in a Graph, Computers Operations Research, Vol. 17, No. 5, pp , 1990 [11] M. Franklin, K. K. Saluja: Hypergraph Coloring and Reconfigured RAM testing, IEEE Transactions on Computers, Vol. 43, No. 6, June 1994, pp [12] M. R. Garey, D. S. Johnson: Computers and Intractability: A Guide to the Theory of NP-completeness, Freeman, 1979
5 [13] F. Gavril: Algorithms for Minimum Coloring, Maximum Clique, Minimum Covering by Cliques, and Maximum Independent Set of a Chordal Graph, SIAM J. of Computing, Vol. 1, No. 2, June 1972, pp [14] A. Gibbons: Algorithmic Graph Theory, Cambridge University Press, Cambridge (MA), USA, 1985 [15] S. W. Jeong, B. Plessier, G. D. Hatchel, F. Somenzi: Variable Ordering for Binary Decision Diagrams, EDAC 92: IEEE European Design Automation Conference, Brussels (Belgium), March 1992, pp [16] T. Lengauer: Combinatorial Algorithms for Integrated Circuit Layout, John Wiley & Sons, 1990 [17] S. Minato: Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems, DAC-93: 30th Design Automation Conference, pp [18] M. C. McFarland, A.C. Parker, R. Camposano: The High-Level Synthesis of Digital Systems, Proceedings of the IEEE, Vol. 78, No. 2, Feb. 1990, pp [19] R. Puri, J. Gu: Microword Length Minimization in Microprogrammed Controller Synthesis, IEEE Transactions on Computer-Aided Design, Vol. 12, No. 12, October 1993, pp [20] R. Rudell, Dynamic Variable Ordering for Ordered Binary Decision Diagrams, IWLS 93: International Workshop on Logic Synthesis, pp. 3a-1 3a-10 Circuit(s) Flip- Flops Number of Edges χ E size [BDD] s820, s s s s1488, s s s , s344, s ,116, s , s1196, s ,119, ,061 s641, s ,384,180 56,383 s382, s ,473,211 2,376 s ,473,211 2,190 s526, s526n 21 10,484,475 9,186 s > ,927 s > ,283 Table 1: Graph characteristics Circuit Max. Clique # Colors Color time Search time s820, s < 0.1 s < 0.1 s < 0.1 s1488, s < 0.1 s < 0.1 s s344, s s s1196 1,034 1, > 10 h s1238 1,046 1, > 10 h s641, s ,980 s382, s s s526, s526n ,363 s s Table 2: Algorithm results Circuit CPSo93 BaYu86 Without Coloring heuristics With Coloring heuristics s < 0.1 < s < 0.1 < s < 0.1 < s < 0.1 < s < s < s s s s s s > 10 h s > 10 h s ,035.0 s ,040.1 s s , s , s ,373.6 s526n ,829.6 s s Table 3: Comparison with other approaches
A Data Parallel Algorithm for Boolean Function Manipulation
A Data Parallel Algorithm for Boolean Function Manipulation S. Gai, M. Rebaudengo, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica e Informatica Torino, Italy Abstract * This paper describes
More informationFault Tolerant and BIST design of a FIFO cell
Fault Tolerant and design of a FIFO cell F. Corno, P. Prinetto, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica e Informatica Torino, Italy Abstract * This paper presents a design of a
More informationLazy Group Sifting for Efficient Symbolic State Traversal of FSMs
Lazy Group Sifting for Efficient Symbolic State Traversal of FSMs Hiroyuki Higuchi Fabio Somenzi Fujitsu Laboratories Ltd. University of Colorado Kawasaki, Japan Boulder, CO Abstract This paper proposes
More informationSet Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis
Set Manipulation with Boolean Functional Vectors for Symbolic Reachability Analysis Amit Goel Department of ECE, Carnegie Mellon University, PA. 15213. USA. agoel@ece.cmu.edu Randal E. Bryant Computer
More informationComplexity Results on Graphs with Few Cliques
Discrete Mathematics and Theoretical Computer Science DMTCS vol. 9, 2007, 127 136 Complexity Results on Graphs with Few Cliques Bill Rosgen 1 and Lorna Stewart 2 1 Institute for Quantum Computing and School
More informationTest Set Compaction Algorithms for Combinational Circuits
Proceedings of the International Conference on Computer-Aided Design, November 1998 Set Compaction Algorithms for Combinational Circuits Ilker Hamzaoglu and Janak H. Patel Center for Reliable & High-Performance
More informationComplementary Graph Coloring
International Journal of Computer (IJC) ISSN 2307-4523 (Print & Online) Global Society of Scientific Research and Researchers http://ijcjournal.org/ Complementary Graph Coloring Mohamed Al-Ibrahim a*,
More informationA Hybrid Recursive Multi-Way Number Partitioning Algorithm
Proceedings of the Twenty-Second International Joint Conference on Artificial Intelligence A Hybrid Recursive Multi-Way Number Partitioning Algorithm Richard E. Korf Computer Science Department University
More informationOn the Relation between SAT and BDDs for Equivalence Checking
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda 1 Rolf Drechsler 2 Alex Orailoglu 1 1 Computer Science & Engineering Department University of California, San Diego La Jolla,
More informationMulti-Way Number Partitioning
Proceedings of the Twenty-First International Joint Conference on Artificial Intelligence (IJCAI-09) Multi-Way Number Partitioning Richard E. Korf Computer Science Department University of California,
More informationCofactoring-Based Upper Bound Computation for Covering Problems
TR-CSE-98-06, UNIVERSITY OF MASSACHUSETTS AMHERST Cofactoring-Based Upper Bound Computation for Covering Problems Congguang Yang Maciej Ciesielski May 998 TR-CSE-98-06 Department of Electrical and Computer
More informationREDUCING GRAPH COLORING TO CLIQUE SEARCH
Asia Pacific Journal of Mathematics, Vol. 3, No. 1 (2016), 64-85 ISSN 2357-2205 REDUCING GRAPH COLORING TO CLIQUE SEARCH SÁNDOR SZABÓ AND BOGDÁN ZAVÁLNIJ Institute of Mathematics and Informatics, University
More informationBeyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs
Beyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs Jason Cong and Yuzheng Ding Department of Computer Science University of California, Los Angeles, CA 90024 Abstract In this
More informationBinary Decision Diagram with Minimum Expected Path Length
Binary Decision Diagram with Minimum Expected Path Length Yi-Yu Liu Kuo-Hua Wang TingTing Hwang C. L. Liu Department of Computer Science, National Tsing Hua University, Hsinchu 300, Taiwan Dept. of Computer
More informationReport on benchmark identification and planning of experiments to be performed
COTEST/D1 Report on benchmark identification and planning of experiments to be performed Matteo Sonza Reorda, Massimo Violante Politecnico di Torino Dipartimento di Automatica e Informatica Torino, Italy
More informationIntroduction to Combinatorial Algorithms
Fall 2009 Intro Introduction to the course What are : Combinatorial Structures? Combinatorial Algorithms? Combinatorial Problems? Combinatorial Structures Combinatorial Structures Combinatorial structures
More informationBiconnectivity on Symbolically Represented Graphs: A Linear Solution
Biconnectivity on Symbolically Represented Graphs: A Linear Solution Raffaella Gentilini and Alberto Policriti Università di Udine (DIMI), Via Le Scienze 206, 33100 Udine - Italy. {gentilini policriti}@dimi.uniud.it
More informationMaximum Clique Conformance Measure for Graph Coloring Algorithms
Maximum Clique Conformance Measure for Graph Algorithms Abdulmutaleb Alzubi Jadarah University Dept. of Computer Science Irbid, Jordan alzoubi3@yahoo.com Mohammad Al-Haj Hassan Zarqa University Dept. of
More informationAn Algorithm for the Construction of Decision Diagram by Eliminating, Merging and Rearranging the Input Cube Set
An Algorithm for the Construction of Decision Diagram by Eliminating, Merging and Rearranging the Input Cube Set Prof. Sudha H Ayatti Department of Computer Science & Engineering KLS GIT, Belagavi, Karnataka,
More informationBinary decision diagrams for computing the non-dominated set
Binary decision diagrams for computing the non-dominated set July 13, 2015 Antti Toppila and Ahti Salo 27th European Conference on Operational Research, 12-15 July 2015, University of Strathclyde, Glasgow,
More informationGenerating All Solutions of Minesweeper Problem Using Degree Constrained Subgraph Model
356 Int'l Conf. Par. and Dist. Proc. Tech. and Appl. PDPTA'16 Generating All Solutions of Minesweeper Problem Using Degree Constrained Subgraph Model Hirofumi Suzuki, Sun Hao, and Shin-ichi Minato Graduate
More informationModel Checking I Binary Decision Diagrams
/42 Model Checking I Binary Decision Diagrams Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 523 2/42 Binary Decision Diagrams Ordered binary decision diagrams
More informationNEW CHALLENGES IN NETWORK RELIABILITY ANALYSIS
NEW CHALLENGES IN NETWORK RELIABILITY ANALYSIS Andrea Bobbio, Caterina Ferraris, Roberta Terruggia Dipartimento di Informatica Università del Piemonte Orientale, A. Avogadro 15100 Alessandria (Italy) Alessandria
More informationSEPP: a New Compact Three-Level Logic Form
SEPP: a New Compact Three-Level Logic Form Valentina Ciriani Department of Information Technologies Università degli Studi di Milano, Italy valentina.ciriani@unimi.it Anna Bernasconi Department of Computer
More informationAn Improved Algorithm for Matching Large Graphs
An Improved Algorithm for Matching Large Graphs L. P. Cordella, P. Foggia, C. Sansone, M. Vento Dipartimento di Informatica e Sistemistica Università degli Studi di Napoli Federico II Via Claudio, 2 8025
More informationComputing optimal total vertex covers for trees
Computing optimal total vertex covers for trees Pak Ching Li Department of Computer Science University of Manitoba Winnipeg, Manitoba Canada R3T 2N2 Abstract. Let G = (V, E) be a simple, undirected, connected
More informationAnale. Seria Informatică. Vol. X fasc Annals. Computer Science Series. 10 th Tome 1 st Fasc. 2012
Anale. Seria Informatică. Vol. X fasc. 1 2012 9 HEURISTIC ALGORITHM FOR GRAPH COLORING BASED ON MAXIMUM INDEPENDENT SET Hilal Al Mara beh, Amjad Suleiman Department Basic Science King Saud bin Abdulaziz
More informationFormal Verification using Probabilistic Techniques
Formal Verification using Probabilistic Techniques René Krenz Elena Dubrova Department of Microelectronic and Information Technology Royal Institute of Technology Stockholm, Sweden rene,elena @ele.kth.se
More informationWhat graphs can be efficiently represented by BDDs?
What graphs can be efficiently represented by BDDs? C. Dong P. Molitor Institute of Computer Science Martin-Luther University of Halle-Wittenberg Halle(Saale), D-62, Germany Abstract We have carried out
More informationMaximum Clique Problem. Team Bushido bit.ly/parallel-computing-fall-2014
Maximum Clique Problem Team Bushido bit.ly/parallel-computing-fall-2014 Agenda Problem summary Research Paper 1 Research Paper 2 Research Paper 3 Software Design Demo of Sequential Program Summary Of the
More informationMultiple Fault Models Using Concurrent Simulation 1
Multiple Fault Models Using Concurrent Simulation 1 Evan Weststrate and Karen Panetta Tufts University Department of Electrical Engineering and Computer Science 161 College Avenue Medford, MA 02155 Email:
More informationA Java Based Component Identification Tool for Measuring Circuit Protections. James D. Parham J. Todd McDonald Michael R. Grimaila Yong C.
A Java Based Component Identification Tool for Measuring Circuit Protections James D. Parham J. Todd McDonald Michael R. Grimaila Yong C. Kim 1 Background Program Protection Software (programs) are the
More informationAlgorithmic Aspects of Acyclic Edge Colorings
Algorithmic Aspects of Acyclic Edge Colorings Noga Alon Ayal Zaks Abstract A proper coloring of the edges of a graph G is called acyclic if there is no -colored cycle in G. The acyclic edge chromatic number
More informationA Logically Complete Reasoning Maintenance System Based on a Logical Constraint Solver
A Logically Complete Reasoning Maintenance System Based on a Logical Constraint Solver J.C. Madre and O. Coudert Bull Corporate Research Center Rue Jean Jaures 78340 Les Clayes-sous-bois FRANCE Abstract
More informationVLSI Logic Test, Validation and Verification Lecture 7 Properties & Applications of Binary Decision Diagrams
VLSI Logic Test, Validation and Verification Lecture 7 Properties & Applications of Binary Decision Diagrams 1 Instructor: Priyank Kalla Department of Electrical and Computer Engineering University of
More informationBinary Decision Diagrams (BDD)
Binary Decision Diagrams (BDD) Contents Motivation for Decision diagrams Binary Decision Diagrams ROBDD Effect of Variable Ordering on BDD size BDD operations Encoding state machines Reachability Analysis
More informationGraph Coloring via Constraint Programming-based Column Generation
Graph Coloring via Constraint Programming-based Column Generation Stefano Gualandi Federico Malucelli Dipartimento di Elettronica e Informatica, Politecnico di Milano Viale Ponzio 24/A, 20133, Milan, Italy
More informationLecture1: Symbolic Model Checking with BDDs. Edmund M. Clarke, Jr. Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213
Lecture: Symbolic Model Checking with BDDs Edmund M Clarke, Jr Computer Science Department Carnegie Mellon University Pittsburgh, PA 523 Temporal Logic Model Checking Specification Language: A propositional
More informationProvably Efficient Non-Preemptive Task Scheduling with Cilk
Provably Efficient Non-Preemptive Task Scheduling with Cilk V. -Y. Vee and W.-J. Hsu School of Applied Science, Nanyang Technological University Nanyang Avenue, Singapore 639798. Abstract We consider the
More informationOrthogonal Hypergraph Drawing for Improved Visibility
Journal of Graph Algorithms and Applications http://jgaa.info/ vol. 10, no. 2, pp. 141 157 (2006) Orthogonal Hypergraph Drawing for Improved Visibility Thomas Eschbach Albert-Ludwigs-University Freiburg
More informationThe Maximum Clique Problem
November, 2012 Motivation How to put as much left-over stuff as possible in a tasty meal before everything will go off? Motivation Find the largest collection of food where everything goes together! Here,
More informationA Toolbox for Counter-Example Analysis and Optimization
A Toolbox for Counter-Example Analysis and Optimization Alan Mishchenko Niklas Een Robert Brayton Department of EECS, University of California, Berkeley {alanmi, een, brayton}@eecs.berkeley.edu Abstract
More informationThese notes present some properties of chordal graphs, a set of undirected graphs that are important for undirected graphical models.
Undirected Graphical Models: Chordal Graphs, Decomposable Graphs, Junction Trees, and Factorizations Peter Bartlett. October 2003. These notes present some properties of chordal graphs, a set of undirected
More informationAlgorithms for the Bin Packing Problem with Conflicts
Algorithms for the Bin Packing Problem with Conflicts Albert E. Fernandes Muritiba *, Manuel Iori, Enrico Malaguti*, Paolo Toth* *Dipartimento di Elettronica, Informatica e Sistemistica, Università degli
More informationChordal Graphs: Theory and Algorithms
Chordal Graphs: Theory and Algorithms 1 Chordal graphs Chordal graph : Every cycle of four or more vertices has a chord in it, i.e. there is an edge between two non consecutive vertices of the cycle. Also
More informationNovel Applications of a Compact Binary Decision Diagram Library to Important Industrial Problems
Novel Applications of a Compact Binary Decision Diagram Library to Important Industrial Problems Stergios Stergiou Jawahar Jain (Manuscript received May 28, 2009) Fujitsu Laboratories of America has, over
More informationUsing Constraint Programming to Solve the Maximum Clique Problem
Using Constraint Programming to Solve the Maximum Clique Problem Jean-Charles Régin ILOG Sophia Antipolis Les Taissounières HB, 1681 route des Dolines, 06560 Valbonne, France regin@ilog.fr Abstract. This
More informationApplication of Binary Decision Diagram in digital circuit analysis.
Application of Binary Decision Diagram in digital circuit analysis. Jyoti Kukreja University of Southern California For Dr. James Ellison Abstract: Binary Decision Diagrams (BDDs) are one of the biggest
More informationBinary Decision Diagrams and Symbolic Model Checking
Binary Decision Diagrams and Symbolic Model Checking Randy Bryant Ed Clarke Ken McMillan Allen Emerson CMU CMU Cadence U Texas http://www.cs.cmu.edu/~bryant Binary Decision Diagrams Restricted Form of
More informationRT-level ITC 99 benchmarks and first ATPG results
RT-level ITC 99 benchmarks and first ATPG results Fulvio Corno, Matteo Sonza Reorda, Giovanni Squillero Politecnico di Torino Dipartimento di Automatica e Informatica Corso Duca degli Abruzzi 24 10129
More informationEfficient Computation of Canonical Form for Boolean Matching in Large Libraries
Efficient Computation of Canonical Form for Boolean Matching in Large Libraries Debatosh Debnath Dept. of Computer Science & Engineering Oakland University, Rochester Michigan 48309, U.S.A. debnath@oakland.edu
More informationSequential Circuit Test Generation Using Decision Diagram Models
Sequential Circuit Test Generation Using Decision Diagram Models Jaan Raik, Raimund Ubar Department of Computer Engineering Tallinn Technical University, Estonia Abstract A novel approach to testing sequential
More informationAn Integer Programming Approach to Packing Lightpaths on WDM Networks 파장분할다중화망의광경로패킹에대한정수계획해법. 1. Introduction
Journal of the Korean Institute of Industrial Engineers Vol. 32, No. 3, pp. 219-225, September 2006. An Integer Programming Approach to Packing Lightpaths on WDM Networks Kyungsik Lee 1 Taehan Lee 2 Sungsoo
More informationCharacterization of Super Strongly Perfect Graphs in Chordal and Strongly Chordal Graphs
ISSN 0975-3303 Mapana J Sci, 11, 4(2012), 121-131 https://doi.org/10.12725/mjs.23.10 Characterization of Super Strongly Perfect Graphs in Chordal and Strongly Chordal Graphs R Mary Jeya Jothi * and A Amutha
More informationInterval Graphs. Joyce C. Yang. Nicholas Pippenger, Advisor. Arthur T. Benjamin, Reader. Department of Mathematics
Interval Graphs Joyce C. Yang Nicholas Pippenger, Advisor Arthur T. Benjamin, Reader Department of Mathematics May, 2016 Copyright c 2016 Joyce C. Yang. The author grants Harvey Mudd College and the Claremont
More informationA Relational View of Subgraph Isomorphism
A Relational View of Subgraph Isomorphism J. Cortadella and G. Valiente Department of Software, Technical University of Catalonia, Barcelona, Spain Abstract. This paper presents a novel approach to the
More informationDesign of Framework for Logic Synthesis Engine
Design of Framework for Logic Synthesis Engine Tribikram Pradhan 1, Pramod Kumar 2, Anil N S 3, Amit Bakshi 4 1 School of Information technology and Engineering, VIT University, Vellore 632014, Tamilnadu,
More informationarxiv: v2 [cs.cc] 29 Mar 2010
On a variant of Monotone NAE-3SAT and the Triangle-Free Cut problem. arxiv:1003.3704v2 [cs.cc] 29 Mar 2010 Peiyush Jain, Microsoft Corporation. June 28, 2018 Abstract In this paper we define a restricted
More informationA CSP Search Algorithm with Reduced Branching Factor
A CSP Search Algorithm with Reduced Branching Factor Igor Razgon and Amnon Meisels Department of Computer Science, Ben-Gurion University of the Negev, Beer-Sheva, 84-105, Israel {irazgon,am}@cs.bgu.ac.il
More informationAustralian Journal of Basic and Applied Sciences. Timing Analysis on Min-term Based Tabular Method for BDD Manipulations
AENSI Journals Australian Journal of Basic and Applied Sciences Journal home page: www.ajbasweb.com Timing Analysis on Min-term Based Tabular Method for BDD Manipulations 1 S. Deivanai, 2 Dr. K. Thanushkodi,
More informationOn Covering a Graph Optimally with Induced Subgraphs
On Covering a Graph Optimally with Induced Subgraphs Shripad Thite April 1, 006 Abstract We consider the problem of covering a graph with a given number of induced subgraphs so that the maximum number
More informationRegister Reassignment for Mixed-width ISAs is an NP-Complete Problem
Register Reassignment for Mixed-width ISAs is an NP-Complete Problem Bor-Yeh Shen, Wei Chung Hsu, and Wuu Yang Institute of Computer Science and Engineering, National Chiao Tung University, Taiwan, R.O.C.
More information2.3.4 Optimal paths in directed acyclic graphs
.3.4 Optimal paths in directed acyclic graphs Definition: A directed graph G = (N, A) is acyclic if it contains no circuits. A directed acyclic graph is referred to as DAG. circuit Problem Given a directed
More informationAn exact algorithm for max-cut in sparse graphs
An exact algorithm for max-cut in sparse graphs F. Della Croce a M. J. Kaminski b, V. Th. Paschos c a D.A.I., Politecnico di Torino, Italy b RUTCOR, Rutgers University c LAMSADE, CNRS UMR 7024 and Université
More informationOn Distributed Algorithms for Maximizing the Network Lifetime in Wireless Sensor Networks
On Distributed Algorithms for Maximizing the Network Lifetime in Wireless Sensor Networks Akshaye Dhawan Georgia State University Atlanta, Ga 30303 akshaye@cs.gsu.edu Abstract A key challenge in Wireless
More informationA New Optimal State Assignment Technique for Partial Scan Designs
A New Optimal State Assignment Technique for Partial Scan Designs Sungju Park, Saeyang Yang and Sangwook Cho The state assignment for a finite state machine greatly affects the delay, area, and testabilities
More informationFlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs
. FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs Jason Cong and Yuzheng Ding Department of Computer Science University of California, Los Angeles,
More informationA Boolean Paradigm in Multi-Valued Logic Synthesis
A Boolean Paradigm in Multi-Valued Logic Synthesis Abstract Alan Mishchenko Department of ECE Portland State University alanmi@ece.pd.edu Optimization algorithms used in binary multi-level logic synthesis,
More informationReport on automatic generation of test benches from system-level descriptions
COTEST/D2 Report on automatic generation of test benches from system-level descriptions Olga GOLOUBEVA, Matteo SONZA REORDA, Massimo VIOLANTE Politecnico di Torino Dipartimento di Automatica e Informatica
More informationLoopy Belief Propagation
Loopy Belief Propagation Research Exam Kristin Branson September 29, 2003 Loopy Belief Propagation p.1/73 Problem Formalization Reasoning about any real-world problem requires assumptions about the structure
More informationFormal Verification Techniques for Digital Systems
&CHAPTER 1 Formal Verification Techniques for Digital Systems MASAHIRO FUJITA, SATOSHI KOMATSU, and HIROSHI SAITO University of Tokyo, Japan 1.1 INTRODUCTION In deep submicron technology, a large and complex
More informationDr. Amotz Bar-Noy s Compendium of Algorithms Problems. Problems, Hints, and Solutions
Dr. Amotz Bar-Noy s Compendium of Algorithms Problems Problems, Hints, and Solutions Chapter 1 Searching and Sorting Problems 1 1.1 Array with One Missing 1.1.1 Problem Let A = A[1],..., A[n] be an array
More informationSOFTWARE-IMPLEMENTED HARDWARE FAULT TOLERANCE
SOFTWARE-IMPLEMENTED HARDWARE FAULT TOLERANCE SOFTWARE-IMPLEMENTED HARDWARE FAULT TOLERANCE O. Goloubeva, M. Rebaudengo, M. Sonza Reorda, and M. Violante Politecnico di Torino - Dipartimento di Automatica
More informationChain Reduction for Binary and Zero-Suppressed Decision Diagrams arxiv: v1 [cs.ds] 17 Oct 2017
Chain Reduction for Binary and Zero-Suppressed Decision Diagrams arxiv:70.06500v [cs.ds] 7 Oct 07 Randal E. Bryant Computer Science Department Carnegie Mellon University Randy.Bryant@cs.cmu.edu October
More informationGraph Crossing Number and Isomorphism SPUR Final Paper, Summer 2012
Graph Crossing Number and Isomorphism SPUR Final Paper, Summer 2012 Mark Velednitsky Mentor Adam Bouland Problem suggested by Adam Bouland, Jacob Fox MIT Abstract The polynomial-time tractability of graph
More informationOn Using Machine Learning for Logic BIST
On Using Machine Learning for Logic BIST Christophe FAGOT Patrick GIRARD Christian LANDRAULT Laboratoire d Informatique de Robotique et de Microélectronique de Montpellier, UMR 5506 UNIVERSITE MONTPELLIER
More informationAutomatic Test Program Generation from RT-level microprocessor descriptions
Automatic Test Program Generation from RT-level microprocessor descriptions F. Corno, G. Cumani, M. Sonza Reorda, G. Squillero Politecnico di Torino Dipartimento di Automatica e Informatica Torino, Italy
More informationGenetic Algorithms Based Solution To Maximum Clique Problem
Genetic Algorithms Based Solution To Maximum Clique Problem Harsh Bhasin computergrad.com Faridabad, India i_harsh_bhasin@yahoo.com Rohan Mahajan Lingaya s University Faridabad, India mahajanr28@gmail.com
More informationTabu search and genetic algorithms: a comparative study between pure and hybrid agents in an A-teams approach
Tabu search and genetic algorithms: a comparative study between pure and hybrid agents in an A-teams approach Carlos A. S. Passos (CenPRA) carlos.passos@cenpra.gov.br Daniel M. Aquino (UNICAMP, PIBIC/CNPq)
More informationNative mesh ordering with Scotch 4.0
Native mesh ordering with Scotch 4.0 François Pellegrini INRIA Futurs Project ScAlApplix pelegrin@labri.fr Abstract. Sparse matrix reordering is a key issue for the the efficient factorization of sparse
More informationAlgorithmic complexity of two defence budget problems
21st International Congress on Modelling and Simulation, Gold Coast, Australia, 29 Nov to 4 Dec 2015 www.mssanz.org.au/modsim2015 Algorithmic complexity of two defence budget problems R. Taylor a a Defence
More informationBoolean Matching for Complex PLBs in LUT-based FPGAs with Application to Architecture Evaluation. Jason Cong and Yean-Yow Hwang
Boolean Matching for Complex PLBs in LUT-based PAs with Application to Architecture Evaluation Jason Cong and Yean-Yow wang Department of Computer Science University of California, Los Angeles {cong, yeanyow}@cs.ucla.edu
More informationTitleArithmetic Boolean Expression Manip. Citation Formal Methods in System Design, 10
TitleArithmetic Boolean Expression Manip Author(s) Minato, Shin-Ichi Citation Formal Methods in System Design, Issue Date 997-4 DOI Doc URLhttp://hdl.handle.net/25/6892 RightThe original publication is
More informationJoint Entity Resolution
Joint Entity Resolution Steven Euijong Whang, Hector Garcia-Molina Computer Science Department, Stanford University 353 Serra Mall, Stanford, CA 94305, USA {swhang, hector}@cs.stanford.edu No Institute
More informationComputational problems. Lecture 2: Combinatorial search and optimisation problems. Computational problems. Examples. Example
Lecture 2: Combinatorial search and optimisation problems Different types of computational problems Examples of computational problems Relationships between problems Computational properties of different
More informationRecognizability Equals Definability for Graphs of Bounded Treewidth and Bounded Chordality
Recognizability Equals Definability for Graphs of Bounded Treewidth and Bounded Chordality Hans L. Bodlaender, Utrecht University and Eindhoven University of Technology Pinar Heggernes, University of Bergen
More informationLITERATURE REVIEW: Parallel algorithms for the maximal independent set problem in graphs
LITERATURE REVIEW: Parallel algorithms for the maximal independent set problem in graphs Luis Barba October 16, 2012 1 Introduction Let G = (V, E) be an undirected graph. An independent set of G is a subset
More informationAn Evaluation of Autotuning Techniques for the Compiler Optimization Problems
An Evaluation of Autotuning Techniques for the Compiler Optimization Problems Amir Hossein Ashouri, Gianluca Palermo and Cristina Silvano Politecnico di Milano, Milan, Italy {amirhossein.ashouri,ginaluca.palermo,cristina.silvano}@polimi.it
More informationDisjunctive Image Computation for Embedded Software Verification
Disjunctive Image Computation for Embedded Software Verification Chao Wang NEC Laboratories America Princeton, NJ, U.S.A. Zijiang Yang Western Michigan University Kalamazoo, MI, U.S.A. Franjo Ivančić,
More informationUsing Integer Equations for High Level Formal Verification Property Checking
Using Integer Equations for High Level Formal Verification Property Checking Bijan Alizadeh Electrical and Computer Engineering University of Tehran 4399 Tehran, Iran bijan@cad.ece.ut.ac.ir Mohammad R.
More informationOptimizing Symbolic Model Checking for Constraint-Rich Models
Optimizing Symbolic Model Checking for Constraint-Rich Models Bwolen Yang, Reid Simmons, Randal E. Bryant, and David R. O Hallaron School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213
More informationarxiv: v2 [cs.dm] 3 Dec 2014
The Student/Project Allocation problem with group projects Aswhin Arulselvan, Ágnes Cseh, and Jannik Matuschke arxiv:4.035v [cs.dm] 3 Dec 04 Department of Management Science, University of Strathclyde,
More informationOn the Complexity of Broadcast Scheduling. Problem
On the Complexity of Broadcast Scheduling Problem Sergiy Butenko, Clayton Commander and Panos Pardalos Abstract In this paper, a broadcast scheduling problem (BSP) in a time division multiple access (TDMA)
More informationHigh-level Variable Selection for Partial-Scan Implementation
High-level Variable Selection for Partial-Scan Implementation FrankF.Hsu JanakH.Patel Center for Reliable & High-Performance Computing University of Illinois, Urbana, IL Abstract In this paper, we propose
More informationBreakup Algorithm for Switching Circuit Simplifications
, No.1, PP. 1-11, 2016 Received on: 22.10.2016 Revised on: 27.11.2016 Breakup Algorithm for Switching Circuit Simplifications Sahadev Roy Dept. of ECE, NIT Arunachal Pradesh, Yupia, 791112, India e-mail:sdr.ece@nitap.in
More informationA New Algorithm to Create Prime Irredundant Boolean Expressions
A New Algorithm to Create Prime Irredundant Boolean Expressions Michel R.C.M. Berkelaar Eindhoven University of technology, P.O. Box 513, NL 5600 MB Eindhoven, The Netherlands Email: michel@es.ele.tue.nl
More informationLecture 27: Fast Laplacian Solvers
Lecture 27: Fast Laplacian Solvers Scribed by Eric Lee, Eston Schweickart, Chengrun Yang November 21, 2017 1 How Fast Laplacian Solvers Work We want to solve Lx = b with L being a Laplacian matrix. Recall
More informationScheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures
Scheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures Roberto MEDINA Etienne BORDE Laurent PAUTET December 13, 2018 1/28 Outline Research Context Problem Statement Scheduling MC-DAGs
More informationProceedings of the 2012 International Conference on Industrial Engineering and Operations Management Istanbul, Turkey, July 3 6, 2012
Proceedings of the 2012 International Conference on Industrial Engineering and Operations Management Istanbul, Turkey, July 3 6, 2012 Solving Assembly Line Balancing Problem in the State of Multiple- Alternative
More informationCombinational Equivalence Checking Using Satisfiability and Recursive Learning
Combinational Equivalence Checking Using Satisfiability and Recursive Learning João Marques-Silva Thomas Glass Instituto Superior Técnico Siemens AG Cadence European Labs/INESC Corporate Technology 1000
More information