CPSC213/2014W1 Midterm EXTRA Practice

Size: px
Start display at page:

Download "CPSC213/2014W1 Midterm EXTRA Practice"

Transcription

1 CPSC213/2014W1 Midterm EXTRA Practice DEC/HEX/BIN NUMERACY 1. Convert into decimal: 1a. 0x33 1b. 0x57 1c. 0xaf 1d. 0x7a 1e. 0x1234 1f. 0x69bd 1g. 0x1a64 1h. 0xdead 2. Convert into hex numbers of the specified width: 2a. 227 (8 bits) 2b. 113 (8 bits) 2c. 43 (8 bits) 2d. 241 (8 bits) 2e (16 bits) 2f (16 bits) 2g (16 bits) 2h (16 bits) 2i (32 bits) 2j (32 bits) 3. Convert into binary: 3a. 0x7158 3b. 0x44ac 3c. 0x90e4 3d. 0x3456 3e. 0x f. 0x9a30bcde 3g. 0xdeadbeef 3h. 0x416c706e 4. Evaluate and produce an answer in hex (in 16-bits width): 4a. (0x1943 & 0xA673) 0x1137 4b. 0x8ffd + (0x9097 ~0x3333) 5. Convert to hex, using two s complement representation and 16-bits width: 5a b

2 ENDIANNESS 6. The following style of output is known as a hexdump and shows in a convenient way the bytes stored in memory (in this case, 256 bytes at addresses 0x3080 to 0x317F. As its name implies, all the values and addresses are displayed in hexadecimal. Use it to answer the following questions A 0B 0C 0D 0E 0F D4 D2 EF 1B 2E 32 6A C7 9A B8 5E EC 8D 0D A4 FD 3090 ED B6 AA CF 0D 7B E1 E7 AB E BC 98 7C 30A0 8B 0F 84 3A EF BE C8 A0 70 C0 6F E8 78 7D 30B0 DB D1 A0 44 2F 07 8C 1E 8C D2 74 CA 4E FE 01 DB 30C0 8D C4 AF F4 AB 25 DA FF E2 B1 F CB 30D0 59 A9 8A AF 54 D0 AC 68 B5 AC 9E D7 34 AA 30E0 C1 33 BA 22 F3 A7 1F 08 9C 4A 68 6E 78 CE B2 3D 30F B1 84 BB 51 8A C 9E 38 F3 4E E B C 53 B7 51 3A 64 F AC A E FE F2 B4 AB 6A D4 4F 1D 77 2F B0 6F 9F A2 DD 3E A B FC 5A 8C 6C 7B 4F 3130 DD 9D D0 5E FE 8E 1E 13 D7 95 F2 B7 85 A F2 4B 54 D0 96 FE 96 B1 F8 91 BD F8 01 5F 7D F B D 04 2C 10 8A C7 F2 88 C1 A3 A F C A2 0D 0A 1C E1 53 2A F8 DA 91 DB 6a. What is the value (in hex) of the little-endian 4-byte integer stored at location 0x3108? 6b. What is the value (in hex) of the big-endian 2-byte short stored at location 0x30AC? 6c. What is the value (in hex) of the little endian 8-byte long long stored at location 0x3100? 6d. At what address is stored the 4-byte big-endian integer 0xbdf8015f? 6e. At what address is stored the 2-byte little-endian short 0xb1e2? 6f. At what address is stored the 8-byte big-endian long long 0x4f1d772f1228b06f? ALIGNMENT 7a. What is the largest power-of-2 size that the address 0x4090 is aligned to? 7b. What is the largest power-of-2 size that the address 4095 is aligned to? 7c. Is address aligned for accessing an 8-byte long long? 7d. Is address 0xcafebabe aligned for accessing a 2-byte short? 2

3 MEMORY LAYOUT, C 8. Consider this fragment of C containing several global variables: int a; int b[3] = { 1, 2, 3 ; int *c; int d = 15; 8a. Write the corresponding SM213 Asm for a data section that begins at 0x2000. Assume that all the variables are allocated contiguously and in order. You do not need to provide comments. 8b. What is the address of b[1]? 8c. What is the address of c? 8d. Write the corresponding SM213 Asm instructions required to implement this statement d = b[*(c+a) + b[1]] - 7; 3

4 9. Write the types of the following C declarations, following this format: int a; int *b; int c[5]; a is an int b is a pointer to int c is an array of 5 ints 9a. int **d; 9b. int *f[2]; 9c. char (*f)[2][2]; 9d. short (*g[5])[7]; 10. Given these C declarations and their positions in memory, and assuming that pointers and integers are both 4 bytes: int a[5] = { 2, 4, 0, 3, 1 ; /* a is at address 400 */ int *b[2] = { &a[2], &a[4] ; /* b is at address 500 */ int **c = &b[1]; /* c is at address 512 */ Write down the addresses and values of a[3], b[0], b[1], and c: 10a. a[3] 10b. b[0] 10c. b[1] 10d. c What are the types and numerical values of the following expressions? (e.g. the type of a[2] is int, and its value is 0): 10e. a[a[2]] 10f. b[0]+2 10g. *b[1] 10h. *c 10i. *(b[1]-1) 10j. &b[a[**c]] 10k. Write the C statement that corresponds to the following SM213 Asm (using the declarations above). You may add comments to each line if you find it helpful. ld $512, r0 ld (r0), r0 ld $400, r1 ld 16(r1), r2 not r2 inc r2 shl $2, r2 add r2, r0 ld (r0), r0 ld 8(r0), r3 ld $18, r4 and r4, r3 st r3, 12(r1) 4

5 11. Consider this structure declaration: struct S { int a; char *b[2]; short c; char d; int *e; struct T { char aa[30]; int bb; int **cc; float dd; f; double g; ; 11a. Using the sizes char = 1, short = 2, int = 4, float = 4, double = 8, and pointer = 4, list the offset relative to the start of struct S, in bytes, of each primitive type contained in this structure next to it, assuming each primitive type is aligned to its size. Write +n, before each offset that is preceded by one or more padding bytes, with n being the number of bytes of padding inserted. 11b. What is the size of this structure (in bytes)? 11c. Assuming that an instance of struct S, named s, is located at address 3072, what is the address of s.f.aa[5]? 11d. Assuming that an instance of struct S, named t, is located at address 10984, what is the address of t.b[1]? 5

6 SM213 ASM 12a. Next to each SM213 instruction, write out the series of bytes (in hex; you may omit the 0x prefix) corresponding to their encoding. You may use the SM213 Instruction Table. Remember that SM213 is a big-endian machine. ld $0x2000, r0 ld $0x , r1 ld 4(r0), r3 inc r3 mov r3, r5 not r5 inc r5 add r5, r3 ld $7, r4 add r4, r5 st r5, 4(r0) ld (r0,r5,4), r7 shl $4, r3 shr $3, r1 and r1, r3 12b. Write out the SM213 instructions corresponding to this series of (hex) bytes: FF FF BE EF 34 E FC 6F 51 F0 00 6

7 13a. A br instruction is located at address 0x4108. What are the smallest and largest addresses it can branch to? 13b. A j instruction is located at address 0x1034. What are the smallest and largest addresses it can jump to? 13c. SM213 is big-endian, but not all machines are. Assuming that global variable a is a pointer to an array of integers, and that global variable n is the number of integers in this array, write a fragment of SM213 Asm which will swap the bytes of each element in this array to change their byte order from little to big endian (or vice-versa - the transformation is bijective.) You MAY use all 8 registers, MUST NOT write anything besides this fragment of code, and MUST NOT modify neither the variables a nor n. A halt at the end is not required. Use comments as necessary to explain. (Hint: beware of sign-extension, and help yourself by drawing a diagram of which bits need to move where.) 7

8 13d. Decompile to a fragment of C (i.e. what could appear inside the body of a function, but without the function itself) the following code. Add comments as needed to guide the process. L0: L1: L2: ld $i, r0 ld (r0), r0 ld $j, r1 ld (r1), r1 ld $0, r2 bgt r0, L1 not r0 inc r0 br L1 add r1, r2 dec r0 bgt r0, L0 ld $i, r0 ld (r0), r0 bgt r0, L2 not r2 inc r2 ld $k, r1 st r2, (r1) 8

9 14. The SM213 has only two memory addressing modes, base+offset and base+index. These compute an effective address of a register + immediate constant, and register + register * 4, respectively. Other instruction sets, such as the x86, have more. In particular, x86 has a base+offset+index mode, which computes an effective address of register + immediate constant + register * 4. Suppose that this addressing mode was also added to SM213, so that these two instructions were available, with their associated semantics: ld o(rs,ri,4), rd r[d] <- m[r[s] + r[i] + o] st rs, o(rd,ri,4) m[r[d] + r[i] + o] <- r[s] 14a. Explain the circumstances in which this addressing mode would be useful. 14b. Given the following C global declaration, and statement: struct S { int u; int v; int q[10]; *s; s->q[s->u] = s->q[s->v]; Write an SM213 Asm fragment to implement the statement, making use of the instructions added above with this new addressing mode. 14c. Although this addressing mode does not exist in SM213, explain how its effect can be achieved using the regular SM213 addressing modes. 14d. Referring to the declaration above, implement this statement without the use of these new addressing modes (i.e. with only the existing base+offset and base+index modes): s->u = s->q[s->v]; 9

10 Java C OOP 15a. Given this Java class and a method within it: public class Foo { public int x; public int y;... public int barber(int q, int z) { x = q; y = z + x; return x*y;... Write the corresponding definition for a C function Foo barber() which takes as its first parameter a pointer to struct Foo, and performs the same operations. int Foo_barber(struct Foo *this, int q, int z) { 15b. Given this Java class and the declarations of methods within it, public class Barbell { public int p; public int q;... public Barbell(int i, int j) {... public Foo barbarian() {... public int quux(int z) {... public void barbie(foo f) {... and the corresponding C method signatures void Barbell_ctor(struct Barbell *this, int i, int j); /* constructor */ struct Foo *Barbell_barbarian(struct Barbell *this); int Barbell_quux(struct Barbell *this, int z); void Barbell_barbie(struct Barbell *this, struct Foo *f); and this fragment of Java which uses these classes Barbell b = new Barbell(2, 3); Barbell b2 = new Barbell(4, 5); Foo f; b.quux(7); f = b.barbarian(); b2.barbie(f); b2.quux(f.barber(3, 3)); b.barbie(f); 10

11 write the corresponding fragment of C code. (You do not need to deallocate any constructed objects explicitly.) 15c. What are two differences between C and Java arrays? DYNAMIC MEMORY ALLOCATION For each of the following C programs, determine if there are any memory errors, and if so, describe in detail what the error is. You are NOT required to describe any fix for the error. 16a. int *f() { int *u = malloc(16*sizeof(int)); u[1] = 15; return u; int main() { int *r = f(); r[3] = 42; return 0; 11

12 16b. int f(int *p) { p[2] = 4; free(p); int main() { f(malloc(4*sizeof(int)); return 0; 16c. int *p; void g(int n) { p = malloc(n); *p = n; void h() { int i; for(i=0;i<16;i++) p[i] = i; free(p); int main() { g(16*sizeof(int)); h(); *p = 12; return 0; 12

13 16d. int *f1(int *v) { *v = 8; return v + 1; int main() { int i; int *q = malloc(16*sizeof(int)); int *p = q + 1; for(i=0;i<15;i++) { p = f1(p); *p = i; free(p); return 0; 16e. void f(int *p) { *(p+1) = 1337; free(p); void g(int *p) { *(p+2) = 666; free(p); int main() { int *m = malloc(4*sizeof(int)); int *n = m; f(m); g(n); return 0; 13

14 16f. void foo(int *k) { k = malloc(12*sizeof(int)); k[0] = 1; k[1] = 3; k[2] = 3; k[3] = 7; 11[k] = 0xdeadbeef; int main() { int *q; foo(q); *(q+5) = 6; free(q); return 0; 16g. int g; int e; void foo(int *r) { *r = g++; void bar(int *s) { e += *s; free(s); int main() { int *a = malloc(4*sizeof(int)), *b = malloc(4*sizeof(int)), *c = malloc(4*sizeof(int)), *d = malloc(4*sizeof(int)); foo(a); foo(b+1); foo(c+2); foo(d+3); bar(a); bar(b+1); bar(c+2); bar(d+3); return 0; 14

15 16h. int g; int e; void foo(int *r, int n) { r[n] = g++; void bar(int *r, int n) { e += *(r+n); free(r-n); int main() { int *a = malloc(4*sizeof(int)), *b = malloc(4*sizeof(int)), *c = malloc(4*sizeof(int)), *d = malloc(4*sizeof(int)); foo(a, 0); bar(a, 0); foo(b, 1); bar(b, 1); foo(c, 2); bar(c, 2); foo(d, 3); bar(d, 3); return 0; 15

16 PROCEDURES AND STACK 17a. Suppose a function is declared as int foo(int a, int b, int c, int d, int *e); and is compiled to SM213 by a compiler using the standard stack-based calling convention (arguments pushed from right-toleft). When its first instruction executes, the value of r5 is 0x7F0C. At what address is argument d? (Show work.) 17b. Given the declaration above, and assuming that the label foo is defined, compile this function to SM213 Asm, following the standard calling convention. The first instruction of the function has already been completed for you. int bar(int x, int y) { int z = 2; return foo(x, y+1, 8, z, &z) - 4; bar: deca r5 # allocate space for return address 16

17 18. The sequence of instructions to perform a procedure call, gpc $6, r6 j some_func # set return address # call some_func should seem familiar by now, as should the sequence for a return (a leaf procedure may not need to pop the return address from the stack): ld (r5), r6 inca r5 j (r6) # pop return address from stack # return Consider the semantics of these sequences of instructions carefully, when answering the following questions. 18a. Is the gpc instruction absolutely necessary in order for procedure calls/returns (including recursion) to work, or is it merely a convenience? If it is absolutely necessary, explain why; otherwise, give an example showing how it is possible to perform a procedure call/return (with recursion) without it. 18b. Is the jump indirect (e.g. j (r6)) instruction absolutely necessary in order for procedure calls/returns (with recursion) to work, or is it merely a convenience? If it is absolutely necessary, explain why; otherwise, give an example showing how it is possible to perform a procedure call/return (with recursion) without it. 17

CPSC 213, Summer 2017, Term 2 Midterm Exam Date: July 27, 2017; Instructor: Anthony Estey

CPSC 213, Summer 2017, Term 2 Midterm Exam Date: July 27, 2017; Instructor: Anthony Estey CPSC 213, Summer 2017, Term 2 Midterm Exam Date: July 27, 2017; Instructor: Anthony Estey 1. This is a closed book exam. No notes. No electronic calculators. 2. Answer in the space provided. Show your

More information

CPSC 213, Winter 2009, Term 2 Midterm Exam Date: March 12, 2010; Instructor: Mike Feeley

CPSC 213, Winter 2009, Term 2 Midterm Exam Date: March 12, 2010; Instructor: Mike Feeley CPSC 213, Winter 2009, Term 2 Midterm Exam Date: March 12, 2010; Instructor: Mike Feeley This is a closed book exam. No notes. Electronic calculators are permitted. Answer in the space provided. Show your

More information

CPSC 213, Winter 2013, Term 2 Final Exam Date: April 14, 2014; Instructor: Mike Feeley

CPSC 213, Winter 2013, Term 2 Final Exam Date: April 14, 2014; Instructor: Mike Feeley CPSC 213, Winter 2013, Term 2 Final Exam Date: April 14, 2014; Instructor: Mike Feeley This is a closed book exam. No notes or electronic calculators are permitted. Answer in the space provided. Show your

More information

CPSC 213, Winter 2016, Term 2 Final Exam Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner

CPSC 213, Winter 2016, Term 2 Final Exam Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner CPSC 213, Winter 2016, Term 2 Final Exam Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner This is a closed book exam. No notes or electronic calculators are permitted. You may remove the last

More information

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1

CIS-331 Fall 2013 Exam 1 Name: Total of 120 Points Version 1 Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. NOTE: Router E should only be used for Internet traffic. Router A Router

More information

Here is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic:

Here is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic: Pointer Manipulations Pointer Casts and Data Accesses Viewing Memory The contents of a block of memory may be viewed as a collection of hex nybbles indicating the contents of the byte in the memory region;

More information

CPSC 213. Introduction to Computer Systems. Static Scalars and Arrays. Unit 1b

CPSC 213. Introduction to Computer Systems. Static Scalars and Arrays. Unit 1b CPSC 213 Introduction to Computer Systems Unit 1b Static Scalars and Arrays 1 Reading for Next 3 Lectures Companion 2.4.1-2.4.3 Textbook Array Allocation and Access 3.8 2 The Big Picture Build machine

More information

CPSC 213. Introduction to Computer Systems. Scalars and Arrays. Unit 1b

CPSC 213. Introduction to Computer Systems. Scalars and Arrays. Unit 1b CPSC 213 Introduction to Computer Systems Unit 1b Scalars and Arrays 1 Reading Companion 2.2.3, 2.3, 2.4.1-2.4.3, 2.6 Textbook Array Allocation and Access 1ed: 3.8 2ed: 3.8 2 Design Plan 3 Examine Java

More information

CPSC 213, Summer 2017, Term 2 Midterm Exam Solution Date: July 27, 2017; Instructor: Anthony Estey

CPSC 213, Summer 2017, Term 2 Midterm Exam Solution Date: July 27, 2017; Instructor: Anthony Estey CPSC 213, Summer 2017, Term 2 Midterm Exam Solution Date: July 27, 2017; Instructor: Anthony Estey 1 (10 marks) Memory and Numbers. Consider the following C code containing global variables a, b, c, and

More information

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1

CIS-331 Exam 2 Spring 2016 Total of 110 Points Version 1 Version 1 1. (20 Points) Given the class A network address 121.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 8,100 subnets? b. (5 Points) What is

More information

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1

CIS-331 Exam 2 Fall 2014 Total of 105 Points. Version 1 Version 1 1. (20 Points) Given the class A network address 119.0.0.0 will be divided into a maximum of 15,900 subnets. a. (5 Points) How many bits will be necessary to address the 15,900 subnets? b. (5

More information

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Spring 2016 Exam 1 Name: Total of 109 Points Version 1 Version 1 Instructions Write your name on the exam paper. Write your name and version number on the top of the yellow paper. Answer Question 1 on the exam paper. Answer Questions 2-4 on the yellow paper.

More information

CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1

CIS-331 Exam 2 Fall 2015 Total of 105 Points Version 1 Version 1 1. (20 Points) Given the class A network address 117.0.0.0 will be divided into multiple subnets. a. (5 Points) How many bits will be necessary to address 4,000 subnets? b. (5 Points) What is

More information

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1

CIS-331 Fall 2014 Exam 1 Name: Total of 109 Points Version 1 Version 1 1. (24 Points) Show the routing tables for routers A, B, C, and D. Make sure you account for traffic to the Internet. Router A Router B Router C Router D Network Next Hop Next Hop Next Hop Next

More information

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1 CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1 This exam is closed book, closed notes. All cell phones must be turned off. No calculators may be used. You have two hours to complete

More information

4. Specifications and Additional Information

4. Specifications and Additional Information 4. Specifications and Additional Information AGX52004-1.0 8B/10B Code This section provides information about the data and control codes for Arria GX devices. Code Notation The 8B/10B data and control

More information

Here is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic:

Here is a C function that will print a selected block of bytes from such a memory block, using an array-based view of the necessary logic: Pointer Manipulations Pointer Casts and Data Accesses Viewing Memory The contents of a block of memory may be viewed as a collection of hex nybbles indicating the contents of the byte in the memory region;

More information

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1

CIS-331 Final Exam Spring 2018 Total of 120 Points. Version 1 Version 1 Instructions 1. Write your name and version number on the top of the yellow paper and the routing tables sheet. 2. Answer Question 2 on the routing tables sheet. 3. Answer Questions 1, 3, 4,

More information

CSE 351 Spring 2017 Midterm Exam (8 May 2017)

CSE 351 Spring 2017 Midterm Exam (8 May 2017) CSE 351 Spring 2017 Midterm Exam (8 May 2017) Please read through the entire examination first! You have 50 minutes for this exam. Don t spend too much time on any one problem! The last page is a reference

More information

Page 1. Where Have We Been? Chapter 2 Representing and Manipulating Information. Why Don t Computers Use Base 10?

Page 1. Where Have We Been? Chapter 2 Representing and Manipulating Information. Why Don t Computers Use Base 10? Where Have We Been? Class Introduction Great Realities of Computing Int s are not Integers, Float s are not Reals You must know assembly Memory Matters Performance! Asymptotic Complexity It s more than

More information

Data Storage. August 9, Indiana University. Geoffrey Brown, Bryce Himebaugh 2015 August 9, / 19

Data Storage. August 9, Indiana University. Geoffrey Brown, Bryce Himebaugh 2015 August 9, / 19 Data Storage Geoffrey Brown Bryce Himebaugh Indiana University August 9, 2016 Geoffrey Brown, Bryce Himebaugh 2015 August 9, 2016 1 / 19 Outline Bits, Bytes, Words Word Size Byte Addressable Memory Byte

More information

CIS-331 Final Exam Spring 2015 Total of 115 Points. Version 1

CIS-331 Final Exam Spring 2015 Total of 115 Points. Version 1 Version 1 1. (25 Points) Given that a frame is formatted as follows: And given that a datagram is formatted as follows: And given that a TCP segment is formatted as follows: Assuming no options are present

More information

CPSC 213, Winter 2016, Term 2 Final Exam Solution Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner

CPSC 213, Winter 2016, Term 2 Final Exam Solution Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner CPSC 213, Winter 2016, Term 2 Final Exam Solution Date: April 19, 2017; Instructor: Mike Feeley and Alan Wagner 1 (4 marks) Variables and Memory. Consider the following code running on 32-bit, big-endian

More information

Technical Specification. Third Party Control Protocol. AV Revolution

Technical Specification. Third Party Control Protocol. AV Revolution Technical Specification Third Party Control Protocol AV Revolution Document AM-TS-120308 Version 1.0 Page 1 of 31 DOCUMENT DETAILS Document Title: Technical Specification, Third Party Control Protocol,

More information

RS 232 PINOUTS. 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out.

RS 232 PINOUTS. 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out. RS 232 PINOUTS 1. We use RJ12 for all of our RS232 interfaces (Link-2-Modbus & Link-2-PC- Serial/RS232). The diagram below shows our pin out. 2. A DB9 Female to RJ12 Female Serial/Terminal Modular Adaptor

More information

Bits and Bytes January 13, 2005

Bits and Bytes January 13, 2005 15-213 The Class That Gives CMU Its Zip! Topics Bits and Bytes January 13, 25 Why bits? Representing information as bits Binary / Hexadecimal Byte representations» Numbers» Characters and strings» Instructions

More information

Why Don t Computers Use Base 10? Lecture 2 Bits and Bytes. Binary Representations. Byte-Oriented Memory Organization. Base 10 Number Representation

Why Don t Computers Use Base 10? Lecture 2 Bits and Bytes. Binary Representations. Byte-Oriented Memory Organization. Base 10 Number Representation Lecture 2 Bits and Bytes Topics Why bits? Representing information as bits Binary/Hexadecimal Byte representations» numbers» characters and strings» Instructions Bit-level manipulations Boolean algebra

More information

CS , Fall 2002 Exam 1

CS , Fall 2002 Exam 1 Andrew login ID: Full Name: CS 15-213, Fall 2002 Exam 1 October 8, 2002 Instructions: Make sure that your exam is not missing any sheets, then write your full name and Andrew login ID on the front. Write

More information

COS 126 General Computer Science Fall Midterm 1

COS 126 General Computer Science Fall Midterm 1 COS 126 General Computer Science Fall 2001 Midterm 1 This test has 11 questions worth a total of 50 points. You have 120 minutes. The exam is closed book, except that you are allowed to use a one page

More information

Hardware: Logical View

Hardware: Logical View Hardware: Logical View CPU Memory Bus Disks Net USB Etc. 1 Hardware: Physical View USB I/O controller Storage connections CPU Memory 2 Hardware: 351 View (version 0) instructions? Memory CPU data CPU executes

More information

11. A Computing Machine

11. A Computing Machine COMPUTER SCIENCE S E D G E W I C K / W A Y N E Computer Science Including Programming in Java 11. A Computing Machine Section 5.1 http://introcs.cs.princeton.edu COMPUTER SCIENCE S E D G E W I C K / W

More information

Lecture 4: Instruction Set Architecture

Lecture 4: Instruction Set Architecture Lecture 4: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation Reading: Textbook (5 th edition) Appendix A Appendix B (4 th edition)

More information

Bits and Bytes. Why bits? Representing information as bits Binary/Hexadecimal Byte representations» numbers» characters and strings» Instructions

Bits and Bytes. Why bits? Representing information as bits Binary/Hexadecimal Byte representations» numbers» characters and strings» Instructions Bits and Bytes Topics Why bits? Representing information as bits Binary/Hexadecimal Byte representations» numbers» characters and strings» Instructions Bit-level manipulations Boolean algebra Expressing

More information

Full file at

Full file at Chapter Two DATA MANIPULATION Formatted Chapter Summary This chapter introduces the role of a computer's CPU. It describes the machine cycle and the various operations (or, and, exclusive or, add, shift,

More information

Systems/DBG Debugger Version 2.20

Systems/DBG Debugger Version 2.20 Systems/DBG Debugger Version 2.20 Copyright c 2018, Dignus, LLC Systems/DBG Debugger Version 2.20 i Copyright c 2018 Dignus LLC, 8378 Six Forks Road Suite 203, Raleigh NC, 27615. World rights reserved.

More information

Computer Systems Programming. Practice Midterm. Name:

Computer Systems Programming. Practice Midterm. Name: Computer Systems Programming Practice Midterm Name: 1. (4 pts) (K&R Ch 1-4) What is the output of the following C code? main() { int i = 6; int j = -35; printf( %d %d\n,i++, ++j); i = i >

More information

CSE 351 Midterm - Winter 2015

CSE 351 Midterm - Winter 2015 CSE 351 Midterm - Winter 2015 February 09, 2015 Please read through the entire examination first! We designed this exam so that it can be completed in 50 minutes and, hopefully, this estimate will prove

More information

One subset of FEAL, called FEAL-NX, is N round FEAL using a 128-bit key without key parity.

One subset of FEAL, called FEAL-NX, is N round FEAL using a 128-bit key without key parity. FEAL-NX SPECIFICATIONS 1 Introduction 1.1 Outline of the FEAL-NX cipher FEAL, the Fast Data Encipherment Algorithm, is a 64-bit block cipher algorithm that enciphers 64-bit plaintexts into 64-bit ciphertexts

More information

CS 537: Introduction to Operating Systems Fall 2016: Midterm Exam #1. All cell phones must be turned off and put away.

CS 537: Introduction to Operating Systems Fall 2016: Midterm Exam #1. All cell phones must be turned off and put away. CS 537: Introduction to Operating Systems Fall 2016: Midterm Exam #1 This exam is closed book, closed notes. All cell phones must be turned off and put away. No calculators may be used. You have two hours

More information

C1098 JPEG Module User Manual

C1098 JPEG Module User Manual C1098 JPEG Module User Manual General Description C1098 is VGA camera module performs as a JPEG compressed still camera that can be attached to a wireless or PDA host. Users can send out a snapshot command

More information

Reading. Companion. Text. - yup, 3.10 again - mainly "Function pointers" box. 1ed: 3.6.6, in Java. static methods are class methods

Reading. Companion. Text. - yup, 3.10 again - mainly Function pointers box. 1ed: 3.6.6, in Java. static methods are class methods Reading Companion CPSC 213 Introduction to Computer Systems 2.7.4, 2.7.7-2.7.8 Text Switch Statements, Understanding Pointers 2ed: 3.6.7, 3.10 - yup, 3.10 again - mainly "Function pointers" box 1ed: 3.6.6,

More information

Why Don t Computers Use Base 10? Lecture 2 Bits and Bytes. Binary Representations. Byte-Oriented Memory Organization. Base 10 Number Representation

Why Don t Computers Use Base 10? Lecture 2 Bits and Bytes. Binary Representations. Byte-Oriented Memory Organization. Base 10 Number Representation Lecture 2 Bits and Bytes Topics! Why bits?! Representing information as bits " Binary/Hexadecimal " Byte representations» numbers» characters and strings» Instructions! Bit-level manipulations " Boolean

More information

CS , Fall 2001 Exam 1

CS , Fall 2001 Exam 1 Andrew login ID: Full Name: CS 15-213, Fall 2001 Exam 1 October 9, 2001 Instructions: Make sure that your exam is not missing any sheets, then write your full name and Andrew login ID on the front. Write

More information

CSE 351 Midterm - Winter 2015 Solutions

CSE 351 Midterm - Winter 2015 Solutions CSE 351 Midterm - Winter 2015 Solutions February 09, 2015 Please read through the entire examination first! We designed this exam so that it can be completed in 50 minutes and, hopefully, this estimate

More information

Final CSE 131B Spring 2005

Final CSE 131B Spring 2005 Login name Signature Name Student ID Final CSE 131B Spring 2005 Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 (27 points) (24 points) (32 points) (24 points) (32 points) (26 points) (31 points)

More information

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( )

6.1 Combinational Circuits. George Boole ( ) Claude Shannon ( ) 6. Combinational Circuits George Boole (85 864) Claude Shannon (96 2) Signals and Wires Digital signals Binary (or logical ) values: or, on or off, high or low voltage Wires. Propagate digital signals

More information

Chapter 2A Instructions: Language of the Computer

Chapter 2A Instructions: Language of the Computer Chapter 2A Instructions: Language of the Computer Copyright 2009 Elsevier, Inc. All rights reserved. Instruction Set The repertoire of instructions of a computer Different computers have different instruction

More information

ECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010

ECHO Process Instrumentation, Inc. Modbus RS485 Module. Operating Instructions. Version 1.0 June 2010 ECHO Process Instrumentation, Inc. Modbus RS485 Module Operating Instructions Version 1.0 June 2010 ECHO Process Instrumentation, Inc. PO Box 800 Shalimar, FL 32579 PH: 850-609-1300 FX: 850-651-4777 EM:

More information

The cache is 4-way set associative, with 4-byte blocks, and 16 total lines

The cache is 4-way set associative, with 4-byte blocks, and 16 total lines Sample Problem 1 Assume the following memory setup: Virtual addresses are 20 bits wide Physical addresses are 15 bits wide The page size if 1KB (2 10 bytes) The TLB is 2-way set associative, with 8 total

More information

Computer Organization MIPS ISA

Computer Organization MIPS ISA CPE 335 Computer Organization MIPS ISA Dr. Iyad Jafar Adapted from Dr. Gheith Abandah Slides http://www.abandah.com/gheith/courses/cpe335_s08/index.html CPE 232 MIPS ISA 1 (vonneumann) Processor Organization

More information

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1

CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1 CS 537: Introduction to Operating Systems Fall 2015: Midterm Exam #1 This exam is closed book, closed notes. All cell phones must be turned off. No calculators may be used. You have two hours to complete

More information

UW CSE 351, Winter 2013 Midterm Exam

UW CSE 351, Winter 2013 Midterm Exam Full Name: Student ID: UW CSE 351, Winter 2013 Midterm Exam February 15, 2013 Instructions: Make sure that your exam is not missing any of the 9 pages, then write your full name and UW student ID on the

More information

Memory, Data, & Addressing II CSE 351 Spring

Memory, Data, & Addressing II CSE 351 Spring Memory, Data, & Addressing II CSE 351 Spring 2018 http://xkcd.com/138/ Review Questions 1) If the word size of a machine is 64-bits, which of the following is usually true? (pick all that apply) a) 64

More information

Final CSE 131 Fall 2014

Final CSE 131 Fall 2014 Login Name Student ID Name Signature Final CSE 131 Fall 2014 Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 (35 points) (24 points) (30 points) (32 points) (25 points) (36 points) (30 points)

More information

SN8F5000 Family Instruction Set

SN8F5000 Family Instruction Set SONiX Technology Co., Ltd. 8051-based Microcontroller 1 Overview SN8F5000 is 8051 Flash Type microcontroller supports comprehensive assembly instructions and which are fully compatible with standard 8051.

More information

Introduction to C. Why C? Difference between Python and C C compiler stages Basic syntax in C

Introduction to C. Why C? Difference between Python and C C compiler stages Basic syntax in C Final Review CS304 Introduction to C Why C? Difference between Python and C C compiler stages Basic syntax in C Pointers What is a pointer? declaration, &, dereference... Pointer & dynamic memory allocation

More information

Inheritance, Polymorphism and the Object Memory Model

Inheritance, Polymorphism and the Object Memory Model Inheritance, Polymorphism and the Object Memory Model 1 how objects are stored in memory at runtime? compiler - operations such as access to a member of an object are compiled runtime - implementation

More information

Topics of this Slideset. CS429: Computer Organization and Architecture. It s Bits All the Way Down. Why Binary? Why Not Decimal?

Topics of this Slideset. CS429: Computer Organization and Architecture. It s Bits All the Way Down. Why Binary? Why Not Decimal? Topics of this Slideset CS429: Computer Organization and Architecture There are 10 kinds of people in the world: those who understand binary, and those who don t! Dr. Bill Young Department of Computer

More information

ECE 2035 Programming HW/SW Systems Fall problems, 7 pages Exam Two 23 October 2013

ECE 2035 Programming HW/SW Systems Fall problems, 7 pages Exam Two 23 October 2013 Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate

More information

CS429: Computer Organization and Architecture

CS429: Computer Organization and Architecture CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: September 11, 2017 at 08:58 CS429 Slideset 2: 1 Topics of this Slideset

More information

Byte Ordering. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University

Byte Ordering. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University Byte Ordering Jinkyu Jeong (jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu SSE2030: Introduction to Computer Systems, Spring 2018, Jinkyu Jeong (jinkyu@skku.edu)

More information

Survey. Motivation 29.5 / 40 class is required

Survey. Motivation 29.5 / 40 class is required Survey Motivation 29.5 / 40 class is required Concerns 6 / 40 not good at examination That s why we have 3 examinations 6 / 40 this class sounds difficult 8 / 40 understand the instructor Want class to

More information

Final Exam. 11 May 2018, 120 minutes, 26 questions, 100 points

Final Exam. 11 May 2018, 120 minutes, 26 questions, 100 points Name: CS520 Final Exam 11 May 2018, 120 minutes, 26 questions, 100 points The exam is closed book and notes. Please keep all electronic devices turned off and out of reach. Note that a question may require

More information

Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2

Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2 Computer Architecture and System Software Lecture 02: Overview of Computer Systems & Start of Chapter 2 Instructor: Rob Bergen Applied Computer Science University of Winnipeg Announcements Website is up

More information

Computer Architecture I Midterm I

Computer Architecture I Midterm I Computer Architecture I Midterm I April 11 2017 Computer Architecture I Midterm I Chinese Name: Pinyin Name: E-Mail... @shanghaitech.edu.cn: Question Points Score 1 1 2 12 3 16 4 14 5 18 6 17 7 22 Total:

More information

CS , Fall 2004 Exam 1

CS , Fall 2004 Exam 1 Andrew login ID: Full Name: CS 15-213, Fall 2004 Exam 1 Tuesday October 12, 2004 Instructions: Make sure that your exam is not missing any sheets, then write your full name and Andrew login ID on the front.

More information

Byte Ordering. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University

Byte Ordering. Jin-Soo Kim Computer Systems Laboratory Sungkyunkwan University Byte Ordering Jin-Soo Kim (jinsookim@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu Memory Model Physical memory DRAM chips can read/write 4, 8, 16 bits DRAM modules

More information

Virtual machines. Virtual machines. Abstractions for computers. Abstractions for computers. Virtual machines

Virtual machines. Virtual machines. Abstractions for computers. Abstractions for computers. Virtual machines 1 2 Problems with programming using machine code Difficult to remember instructions Difficult to remember variables Hard to calculate addresses/relocate variables or functions Need to handle instruction

More information

Gateway Ascii Command Protocol

Gateway Ascii Command Protocol Gateway Ascii Command Protocol Table Of Contents Introduction....2 Ascii Commands.....3 Messages Received From The Gateway....3 Button Down Message.....3 Button Up Message....3 Button Maintain Message....4

More information

CSE 30 Fall 2013 Final Exam

CSE 30 Fall 2013 Final Exam Login: cs30x Student ID Name Signature By filling in the above and signing my name, I confirm I will complete this exam with the utmost integrity and in accordance with the Policy on Integrity of Scholarship.

More information

Structs & Alignment. CSE 351 Autumn Instructor: Justin Hsia

Structs & Alignment. CSE 351 Autumn Instructor: Justin Hsia Structs & Alignment CSE 351 Autumn 2018 Instructor: Justin Hsia Teaching Assistants: Akshat Aggarwal An Wang Andrew Hu Brian Dai Britt Henderson James Shin Kevin Bi Kory Watson Riley Germundson Sophie

More information

Some Basic Concepts EL6483. Spring EL6483 Some Basic Concepts Spring / 22

Some Basic Concepts EL6483. Spring EL6483 Some Basic Concepts Spring / 22 Some Basic Concepts EL6483 Spring 2016 EL6483 Some Basic Concepts Spring 2016 1 / 22 Embedded systems Embedded systems are rather ubiquitous these days (and increasing rapidly). By some estimates, there

More information

1 Number Representation(10 points)

1 Number Representation(10 points) Name: Sp15 Midterm Q1 1 Number Representation(10 points) 1 NUMBER REPRESENTATION(10 POINTS) Let x=0xe and y=0x7 be integers stored on a machine with a word size of 4bits. Show your work with the following

More information

Computer Systems Organization V Fall 2009

Computer Systems Organization V Fall 2009 Computer Systems Organization V22.0201 Fall 2009 Sample Midterm Exam ANSWERS 1. True/False. Circle the appropriate choice. (a) T (b) F At most one operand of an x86 assembly instruction can be an memory

More information

CS241 Computer Organization Spring Data Alignment

CS241 Computer Organization Spring Data Alignment CS241 Computer Organization Spring 2015 Data Alignment 3-26 2015 Outline! Data Alignment! C: pointers to functions! Memory Layout Read: CS:APP2 Chapter 3, sections 3.8-3.9 Quiz next Thursday, April 2nd

More information

CPSC 213. Introduction to Computer Systems. Procedures and the Stack. Unit 1e Feb 11, 13, 15, and 25. Winter Session 2018, Term 2

CPSC 213. Introduction to Computer Systems. Procedures and the Stack. Unit 1e Feb 11, 13, 15, and 25. Winter Session 2018, Term 2 CPSC 213 Introduction to Computer Systems Winter Session 2018, Term 2 Unit 1e Feb 11, 13, 15, and 25 Procedures and the Stack Overview Reading Companion: 2.8 Textbook: 3.7, 3.12 Learning Goals explain

More information

15-213/18-243, Spring 2011 Exam 1

15-213/18-243, Spring 2011 Exam 1 Andrew login ID: Full Name: Section: 15-213/18-243, Spring 2011 Exam 1 Thursday, March 3, 2011 (v1) Instructions: Make sure that your exam is not missing any sheets, then write your Andrew login ID, full

More information

ECE2049: Embedded Computing in Engineering Design C Term Spring Lecture #3: Of Integers and Endians (pt. 2)

ECE2049: Embedded Computing in Engineering Design C Term Spring Lecture #3: Of Integers and Endians (pt. 2) ECE2049: Embedded Computing in Engineering Design C Term Spring 2018 Lecture #3: Of Integers and Endians (pt. 2) Reading for Today: Davies Ch 2, MSP430 User's Guide Ch 6.1, 6.3 Reading for Next Class:

More information

Lecture 20: AVR Programming, Continued. AVR Program Visible State (ones we care about for now)

Lecture 20: AVR Programming, Continued. AVR Program Visible State (ones we care about for now) 18 100 Lecture 20: AVR Programming, Continued S 15 L20 1 James C. Hoe Dept of ECE, CMU April 2, 2015 Today s Goal: You will all be ace AVR hackers! Announcements: Midterm 2 can be picked up in lab and

More information

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1

CSIS1120A. 10. Instruction Set & Addressing Mode. CSIS1120A 10. Instruction Set & Addressing Mode 1 CSIS1120A 10. Instruction Set & Addressing Mode CSIS1120A 10. Instruction Set & Addressing Mode 1 Elements of a Machine Instruction Operation Code specifies the operation to be performed, e.g. ADD, SUB

More information

Review Questions. 1 The DRAM problem [5 points] Suggest a solution. 2 Big versus Little Endian Addressing [5 points]

Review Questions. 1 The DRAM problem [5 points] Suggest a solution. 2 Big versus Little Endian Addressing [5 points] Review Questions 1 The DRAM problem [5 points] Suggest a solution 2 Big versus Little Endian Addressing [5 points] Consider the 32-bit hexadecimal number 0x21d3ea7d. 1. What is the binary representation

More information

Final Exam. 12 December 2018, 120 minutes, 26 questions, 100 points

Final Exam. 12 December 2018, 120 minutes, 26 questions, 100 points Name: CS520 Final Exam 12 December 2018, 120 minutes, 26 questions, 100 points The exam is closed book and notes. Please keep all electronic devices turned off and out of reach. Note that a question may

More information

CSE 351 Midterm - Winter 2017

CSE 351 Midterm - Winter 2017 CSE 351 Midterm - Winter 2017 February 08, 2017 Please read through the entire examination first, and make sure you write your name and NetID on all pages! We designed this exam so that it can be completed

More information

Sample Exam I PAC II ANSWERS

Sample Exam I PAC II ANSWERS Sample Exam I PAC II ANSWERS Please answer questions 1 and 2 on this paper and put all other answers in the blue book. 1. True/False. Please circle the correct response. a. T In the C and assembly calling

More information

System Software Assignment 1 Runtime Support for Procedures

System Software Assignment 1 Runtime Support for Procedures System Software Assignment 1 Runtime Support for Procedures Exercise 1: Nested procedures Some programming languages like Oberon and Pascal support nested procedures. 1. Find a run-time structure for such

More information

CS 61C: Great Ideas in Computer Architecture. (Brief) Review Lecture

CS 61C: Great Ideas in Computer Architecture. (Brief) Review Lecture CS 61C: Great Ideas in Computer Architecture (Brief) Review Lecture Instructor: Justin Hsia 7/16/2013 Summer 2013 Lecture #13 1 Topic List So Far (1/2) Number Representation Signed/unsigned, Floating Point

More information

Computer Science /21/2000

Computer Science /21/2000 Computer Science 126 01/21/2000 Final Exam with Answers 1:30-4:30pm 1. Linked Lists and Recursion [11] This is based on final review question #6. Assume the following linked list definition. typedef struct

More information

Lecture V Toy Hardware and Operating System

Lecture V Toy Hardware and Operating System 2. THE Machine Lecture V Page 1 Lecture V Toy Hardware and Operating System 1. Introduction For use in our OS projects, we introduce THE Machine where THE is an acronym 1 for Toy HardwarE. We also introduce

More information

Understanding FAT12. Introduction to Computer Forensics. Kessler/Schirling

Understanding FAT12. Introduction to Computer Forensics. Kessler/Schirling Understanding FAT12 Introduction to Computer Forensics Kessler/Schirling Fall 2002 EXP 248 Project #3 You have a floppy disk image file Examine floppy to find an address and a password, and verify MD5

More information

Introduction to Computer Systems , fall th Lecture, Sep. 28 th

Introduction to Computer Systems , fall th Lecture, Sep. 28 th Introduction to Computer Systems 15 213, fall 2009 9 th Lecture, Sep. 28 th Instructors: Majd Sakr and Khaled Harras Last Time: Structures struct rec { int i; int a[3]; int *p; }; Memory Layout i a p 0

More information

Assembly level Programming. 198:211 Computer Architecture. (recall) Von Neumann Architecture. Simplified hardware view. Lecture 10 Fall 2012

Assembly level Programming. 198:211 Computer Architecture. (recall) Von Neumann Architecture. Simplified hardware view. Lecture 10 Fall 2012 19:211 Computer Architecture Lecture 10 Fall 20 Topics:Chapter 3 Assembly Language 3.2 Register Transfer 3. ALU 3.5 Assembly level Programming We are now familiar with high level programming languages

More information

Static Analysis I PAOLO PALUMBO, F-SECURE CORPORATION

Static Analysis I PAOLO PALUMBO, F-SECURE CORPORATION Static Analysis I PAOLO PALUMBO, F-SECURE CORPORATION Representing Data Binary numbers 1 0 1 1 NIBBLE 0xB 1 0 1 1 1 1 0 1 0xBD 1 0 1 1 1 1 0 1 0 0 1 1 1 0 0 1 BYTE WORD 0xBD 0x39 Endianness c9 33 41 03

More information

Full Name: CISC 360, Fall 2008 Example of Exam

Full Name: CISC 360, Fall 2008 Example of Exam Full Name: CISC 360, Fall 2008 Example of Exam Page 1 of 0 Problem 1. (12 points): Consider the following 8-bit floating point representation based on the IEEE floating point format: There is a sign bit

More information

Final CSE 131B Spring 2004

Final CSE 131B Spring 2004 Login name Signature Name Student ID Final CSE 131B Spring 2004 Page 1 Page 2 Page 3 Page 4 Page 5 Page 6 Page 7 Page 8 (25 points) (24 points) (32 points) (24 points) (28 points) (26 points) (22 points)

More information

APPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC

APPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC APPLESHARE PC UPDATE INTERNATIONAL SUPPORT IN APPLESHARE PC This update to the AppleShare PC User's Guide discusses AppleShare PC support for the use of international character sets, paper sizes, and date

More information

3. Address Translation (25 pts)

3. Address Translation (25 pts) Name: 3. Address Translation (25 pts) Imagine we have a machine with 16-bit virtual addresses, 12-bit physical addresses, and: Page size of 256 bytes. Translation lookaside buffer (TLB) with 8 ways and

More information

6. Specifications & Additional Information

6. Specifications & Additional Information 6. Specifications & Additional Information SIIGX52004-3.1 Transceier Blocks Table 6 1 shows the transceier blocks for Stratix II GX and Stratix GX deices and compares their features. Table 6 1. Stratix

More information

CS , Spring 2004 Exam 1

CS , Spring 2004 Exam 1 Andrew login ID: Full Name: CS 15-213, Spring 2004 Exam 1 February 26, 2004 Instructions: Make sure that your exam is not missing any sheets (there should be 15), then write your full name and Andrew login

More information

CSE 30 Winter 2014 Final Exam

CSE 30 Winter 2014 Final Exam Signature Login: cs30x Name Student ID By filling in the above and signing my name, I confirm I will complete this exam with the utmost integrity and in accordance with the Policy on Integrity of Scholarship.

More information

Bits, Bytes, and Integers Part 2

Bits, Bytes, and Integers Part 2 Bits, Bytes, and Integers Part 2 15-213: Introduction to Computer Systems 3 rd Lecture, Jan. 23, 2018 Instructors: Franz Franchetti, Seth Copen Goldstein, Brian Railing 1 First Assignment: Data Lab Due:

More information