Using a 74HCT259 8 Bit Addressable Latch with BasicX
|
|
- Juniper Newman
- 6 years ago
- Views:
Transcription
1 Basic Express Application Note Using a 74HCT259 8 Bit Addressable Latch with BasicX Introduction This application note illustrates how to use a 74HCT259 8-bit addressable latch with a BasicX system. The latch allows you to effectively expand the number of output lines available on a processor. The chip also functions as an I/O buffer. To control the chip, you need 3 address lines, 1 data line and 2 control lines, for a total of 6 output lines from the BasicX system. The latch provides 8 output lines. Hardware interface Figure 1 illustrates the pinouts for the device (Radio Shack part number ): Figure 1 74HCT259 pinout
2 Figure 2 shows you how to connect the chip to a BX-24 system. Other BasicX systems use similar connections, except that pin numbers may be different: Figure 2 -- schematic 2
3 Operation The device has 3 active modes and 1 reset mode: Active Modes Demultiplexer Mode Memory Mode Addressable Latch Mode Reset Mode Reset Mode These 4 modes are explained below: Demultiplexer Mode Latch Enable (LE) -- Low Master Reset (MR) -- Low Memory Mode Action -- The addressed latch follows the data input. All other output lines are low. Latch Enable (LE) -- High Master Reset (MR) -- High Addressable Latch Mode Action -- All outputs isolated from data input, all latches hold last data as defined before LE transition from low to high Latch Enable (LE) -- Low Master Reset (MR) -- High Reset Mode Action -- Addressed latch follows data line, all other latches unaffected. Latch Enable (LE) -- High Master Reset (MR) -- Low Action -- All outputs low 3
4 Software Interface The attached demonstration program LatchDemo exercises all modes except the demultiplexer mode. Low level control. Most of the low level work is done by these 4 procedures: Procedure IsolateOutputs ActivatePin ClearAllPins Action Sets MR high, LE high (memory mode), decouples output lines from data and address lines Sets MR high, LE low (addressable latch mode) Sets LE high, MR low (reset mode), then calls IsolateOutputs to decouple the output lines WriteAddress Writes a 3 bit address to lines A0, A1, A2. High level control. Procedure PutPin259 controls individual output lines. This procedure first calls IsolateOutputs in order to disconnect all outputs from the data and address lines. Then WriteAddress is called, which writes a 3 bit address to the address lines A0, A1 and A2. Next, procedure PutPin is called to write to the data line. ActivatePin is then called, which puts the latch into addressable latch mode and causes the desired output pin to follow the data line. The last step is to call IsolateOutputs, which decouples output lines again. Reading pin states. Although the latch chip is write-only, the software driver includes code that allows you to effectively read the state of each output line. Variable ShadowState maintains an 8 bit copy of the output states. Function GetPin259 reads ShadowState and returns the state of the specified output line. In addition, function GetState259 is similar to GetPin259, except it returns all 8 bits of ShadowState. Program listing. The program LatchDemo consists of the following 2 modules, which are included as separate files along with this application note: LatchDemo.bas Driver74HCT259.bas -- Main program -- API for chip Each file is listed on the following pages. The program is written for a BX-24 system. If you want to port the program to other BasicX systems, most changes should be limited to renumbering I/O pins in module Driver74HCT259. 4
5 Module LatchDemo Option Explicit Public Sub Main() Dim Pin As Byte Initialize259 Debug.Print Debug.Print "Test of 74HCT259 8 bit addressable latch" Debug.Print Do Pulse each pin in sequence. For Pin = 0 To 7 Debug.Print "Pin "; CStr(Pin) Call PutPin259(Pin, True) Delay 0.1 Call PutPin259(Pin, False) Next Debug.Print Delay 0.4 Loop 5
6 Module Driver74HCT259 Option Explicit Driver for 74HCT259 8 bit addressable latch (Radio Shack P/N ). Summary of available modes: Master Latch Reset Enable Action High Low Addressed pin follows data pin, other pins hold their last values High High All pins hold their last values, data and address pins ignored Low Low Addressed pin follows data pin, other pins low Low High All pins low, data and address pins ignored BX-24 I/O pin assignments. These generally need to be changed depending on the BasicX system type. Private Const LatchEnablePin As Byte = 13 Private Const MasterResetPin As Byte = 14 Private Const DataPin As Byte = 15 Private Const Addr0Pin As Byte = 16 Private Const Addr1Pin As Byte = 17 Private Const Addr2Pin As Byte = 18 Private ShadowState As Byte Public Sub Initialize259() Call ClearAllPins Call PutPin(Addr0Pin, bxoutputlow) Call PutPin(Addr1Pin, bxoutputlow) Call PutPin(Addr2Pin, bxoutputlow) Public Sub Terminate259() Initialize259 Public Sub Clear259() Sets all outputs low. Call ClearAllPins 6
7 Public Sub PutPin259( _ ByVal Address As Byte, _ ByVal Value As Boolean) Const MaxAddress As Byte = 7 Safety check. If (Address > MaxAddress) Then Exit Sub Call IsolateOutputs Call WriteAddress(Address) If (Value) Then Call PutPin(DataPin, bxoutputhigh) Call PutBitB(ShadowState, Address, 1) Call PutPin(DataPin, bxoutputlow) Call PutBitB(ShadowState, Address, 0) Call ActivatePin Call IsolateOutputs Public Function GetPin259( _ ByVal Address As Byte) As Boolean Const MaxAddress As Byte = 7 Safety check. If (Address > MaxAddress) Then GetPin259 = False Exit Function GetPin259 = GetBitB(ShadowState, Address) = 1 End Function Public Function GetState259() As Byte GetState259 = ShadowState End Function 7
8 Private Sub WriteAddress( _ ByVal Address As Byte) Const Bit0 As Byte = bx0000_0001 Const Bit1 As Byte = bx0000_0010 Const Bit2 As Byte = bx0000_0100 If ((Address And Bit0) = Bit0) Then Call PutPin(Addr0Pin, bxoutputhigh) Call PutPin(Addr0Pin, bxoutputlow) If ((Address And Bit1) = Bit1) Then Call PutPin(Addr1Pin, bxoutputhigh) Call PutPin(Addr1Pin, bxoutputlow) If ((Address And Bit2) = Bit2) Then Call PutPin(Addr2Pin, bxoutputhigh) Call PutPin(Addr2Pin, bxoutputlow) Private Sub IsolateOutputs() Cause the address pins to be ignored. All output pins hold their last values. Call PutPin(MasterResetPin, bxoutputhigh) Call PutPin(LatchEnablePin, bxoutputhigh) Private Sub ActivatePin() Cause the addressed pin to follow the data pin. All other pins hold their last values. Call PutPin(MasterResetPin, bxoutputhigh) Call PutPin(LatchEnablePin, bxoutputlow) Private Sub ClearAllPins() Call PutPin(LatchEnablePin, bxoutputhigh) Call PutPin(MasterResetPin, bxoutputlow) Call IsolateOutputs ShadowState = 0 8
9 Public Function GetBitB( _ ByVal Operand As Byte, _ ByVal BitNumber As Byte) As Byte Returns the value of the specified bit. This function is similar to GetBit in the system library. Dim Mask As Byte Dim N As Byte Safety check. If (BitNumber > 7) Then GetBitB = 0 Exit Function Mask = bx0000_0001 For N = 1 To BitNumber Right shift mask. Mask = Mask * 2 Next If ((Operand And Mask) = Mask) Then GetBitB = 1 GetBitB = 0 End Function 9
10 Public Sub PutBitB( _ ByRef Operand As Byte, _ ByVal BitNumber As Byte, _ ByVal Value As Byte) Sets the specified bit to 0 or 1 depending on Value. This procedure is similar to PutBit in the system library. Dim Mask As Byte Dim N As Byte Safety check. If (BitNumber > 7) Then Exit Sub Mask = bx0000_0001 For N = 1 To BitNumber Right shift mask. Mask = Mask * 2 Next If (Value = 0) Then Operand = Operand And (Not Mask) Clear bit. Operand = Operand Or Mask Set bit by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc. All other trademarks are the property of their respective owners A 10
Using BasicX to Derive Acceleration From GARMIN GPS Text Data
Basic Express Application Note Using BasicX to Derive Acceleration From GARMIN GPS Text Data Introduction Global Positioning System (GPS) receivers are typically able to measure position, velocity and
More informationUsing BasicX Block Data Objects with PlaySound
Basic Express Application Note Using BasicX Block Data Objects with PlaySound Introduction The BasicX system library includes a procedure called PlaySound, which can be used to generate audio signals from
More informationBasic Express. Basic Express. Compiler User's Guide. Version 1.46
Basic Express Basic Express Compiler User's Guide Version 1.46 1998-2000 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01 and BX-24 are trademarks of NetMedia, Inc. 1.46A 2 Contents
More informationProgramming Timer1 as a Stopwatch
Basic Express Application Note Programming Timer1 as a Stopwatch What is Timer1? BasicX systems have a built-in timer called Timer1. This timer can be used for several functions, one of which is measuring
More informationZBasic. Application Note. Interfacing with the LCD03 Text Display. Introduction. Hardware Hookup
ZBasic Application Note AN-214 Interfacing with the LCD03 Text Display Introduction This application note describes how to connect and use the Devantech LCD03 text display (see http://www.robotelectronics.co.uk/shop/i2c_serial_display_lcd032058.htm).
More informationNetMedia 2x16 Serial LCD Display Module V1.5
NetMedia 2x16 Serial LCD Display Module V1.5 Table of Contents: Pinout... 2 Interfacing... 3 LCD Control Codes... 4 Creating Custom Characters... 6 BasicX-24 Example Program:... 7 2x16 Specifications...
More informationAIS Cube [THE BLAZINGCORE SERIES] LANGUAGE REFERENCE
AIS Cube LANGUAGE REFERENCE [THE BLAZINGCORE SERIES] With superior number crunching abilities and peripheral handling on our custom embedded OS, Rapid prototyping is now easy... and blazing fast. Sonata
More informationAIS Cube [THE BLAZINGCORE SERIES] LANGUAGE REFERENCE
AIS Cube LANGUAGE REFERENCE [THE BLAZINGCORE SERIES] With superior number crunching abilities and peripheral handling on our custom embedded OS, Rapid prototyping is now easy... and blazing fast. Sonata
More informationNetMedia 2x16 Serial LCD Display Module V1.2
NetMedia 2x16 Serial LCD Display Module V1.2 RS232 compatible serial interface (2400 & 9600 baud selectable) Externally selectable serial polarities (Inverted & Non-Inverted) Serially controllable contrast
More informationUSB-L111. User's Guide. Vision:1.0. Standard Motion.NET USB Master Card
USB-L111 Standard Motion.NET USB Master Card User's Guide Vision:1.0 Copyright 2004 SYN-TEK Technologies Inc. All Rights Reserved. The product, including the product itself, the accessories, the software,
More informationPin Description, Status & Control Signals of 8085 Microprocessor
Pin Description, Status & Control Signals of 8085 Microprocessor 1 Intel 8085 CPU Block Diagram 2 The 8085 Block Diagram Registers hold temporary data. Instruction register (IR) holds the currently executing
More informationDroidBasic Syntax Contents
DroidBasic Syntax Contents DroidBasic Syntax...1 First Edition...3 Conventions Used In This Book / Way Of Writing...3 DroidBasic-Syntax...3 Variable...4 Declaration...4 Dim...4 Public...4 Private...4 Static...4
More information8086 Interrupts and Interrupt Responses:
UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller
More information4) In response to the the 8259A sets the highest priority ISR, bit and reset the corresponding IRR bit. The 8259A also places
Lecture-52 Interrupt sequence: The powerful features of the 8259A in a system are its programmability and the interrupt routine address capability. It allows direct or indirect jumping to the specific
More informationBasic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc.
1997-2002 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc. Microsoft, Windows and Visual Basic are either registered trademarks or trademarks
More informationBasic Express System Library. Version 2.0
Basic Express System Library Version 2.0 1998-2002 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc. Microsoft, Windows and Visual Basic
More informationBasic Express Compiler User's Guide. Version 2.1
Basic Express Compiler User's Guide Version 2.1 1998-2003 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc. Microsoft, Windows and Visual
More information'... '... '... Module created: unknown '... Proj finished: March 21, 2012 '... '...
ThisWorkbook - 1 If g_bdebugmode Then '... Module created: unknown '... Proj finished: March 21, 2012 '************************* CLASS-LEVEL DECLARATIONS ************************** Option Explicit Option
More informationFunction: function procedures and sub procedures share the same characteristics, with
Function: function procedures and sub procedures share the same characteristics, with one important difference- function procedures return a value (e.g., give a value back) to the caller, whereas sub procedures
More informationVBA Handout. References, tutorials, books. Code basics. Conditional statements. Dim myvar As <Type >
VBA Handout References, tutorials, books Excel and VBA tutorials Excel VBA Made Easy (Book) Excel 2013 Power Programming with VBA (online library reference) VBA for Modelers (Book on Amazon) Code basics
More informationMemory Organization. Program Memory
Memory Organization The 8051 has two types of memory and these are Program Memory and Data Memory. Program Memory (ROM) is used to permanently save the program being executed, while Data Memory (RAM) is
More informationby NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc.
Version 2.0 1998-2002 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01, BX-24 and BX-35 are trademarks of NetMedia, Inc. Microsoft, Windows and Visual Basic are either registered trademarks
More informationLanguage Fundamentals
Language Fundamentals VBA Concepts Sept. 2013 CEE 3804 Faculty Language Fundamentals 1. Statements 2. Data Types 3. Variables and Constants 4. Functions 5. Subroutines Data Types 1. Numeric Integer Long
More informationA Simple Parallel Input Port
308 Apr. 8, 2002 A Simple Parallel Input Port We want a port which will read 8 bits of data from the outside Such a port is similar to or Port B when all pins are set up as input We need some hardware
More informationControl Statements Selection (Conditional Logic)
Control Statements Selection (Conditional Logic) INTRODUCTION In the last few weeks, you were introduced to the concept of flow of control: the sequence of statements that the computer executes. In procedurally
More informationMaxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 3339
Maxim > Design Support > Technical Documents > Application Notes > Microcontrollers > APP 3339 Keywords: JTAG, FPGA, PROM, SVF file, XILINX devices, MxTNI, XC18V02 APPLICATION NOTE 3339 Using the MxTNI
More informationThe MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port
The MC9S12 in Expanded Mode Using MSI logic to build ports Using MSI logic to build an output port Using MSI logic to build an input port A Simple Parallel Output Port We want a port which will write 8
More informationFIDE Language Reference
FIDE Language Reference (v1.6) 2008-2009 AIS Cube. All rights reserved. The FlamingICE(FI) and FIDE are either registered trademarks or trademarks of AIS Cube in Singapore and/or other countries. Microsoft,
More informationLecture 6: memory structure 8086 Outline: 1.introduction 2.memory reserve 3.bus operation
Lecture 6: memory structure 8086 Outline: 1.introduction 2.memory reserve 3.bus operation 1 1.INRTODUCTION The 8086 memory is a sequence of up to 1 million 8-bit bytes, a considerable increase over the
More informationCSC Java Programming, Fall Java Data Types and Control Constructs
CSC 243 - Java Programming, Fall 2016 Java Data Types and Control Constructs Java Types In general, a type is collection of possible values Main categories of Java types: Primitive/built-in Object/Reference
More informationChallenger Version 8 Programming Macro Logic.
Challenger Version 8 Programming Macro Logic. This document provides details of the requirements for planning and programming Macro Logic in a Version 8 Challenger System for use in Alarm Control and/or
More informationProject 17 Shift Register 8-Bit Binary Counter
Project 17 Shift Register 8-Bit Binary Counter In this project, you re going to use additional ICs (Integrated Circuits) in the form of shift registers in order to drive LEDs to count in binary (I will
More informationSerial versus Parallel Data Transfers
Serial versus Parallel Data Transfers 1 SHIFT REGISTERS: CONVERTING BETWEEN SERIAL AND PARALLEL DATA Serial communications Most communications is carried out over serial links Fewer wires needed Less electronics
More informationZBasic. Application Note. Sharing Data between Tasks. Introduction. The Data Sharing Problem
ZBasic Application Note AN-210 Sharing Data between Tasks Introduction Application note AN-209 discussed various methods of managing tasks in ZBasic. Unless everything is done by a single task, the various
More informationVISUAL BASIC SERVER INTERFACE CODE. Visual Basic 6 Graphical Interface 103. Visual Basic Module rtsscomm.bas Code.115
APPENDIX E VISUAL BASIC SERVER INTERFACE CODE Page E.1: E.2: E.3: E.4: E.5: Visual Basic 6 Graphical Interface 103 Visual Basic Form gyrofront.frm Code.....104 Visual Basic Module mydatatypes.bas Code..114
More informationZBasic Language Reference Manual
ZBasic Language Reference Manual Including Information on the ZX Series Microcontrollers Version 3.1.1 Publication History Copyright 2005-2010 Elba Corp. All rights Reserved. November 2005 February 2006
More informationint result; int waitstat; int stat = PmcaAsyncGetGain(&result); // stat receives request id
PMCA COM API Programmer's Guide PMCA COM is an Application Programming Interface Library for the Amptek Pocket Multichannel Analyzers MCA8000 and MCA8000A. PMCA COM runs on personal computers under any
More informationFeatures: Analog to Digital: 12 bit resolution TTL outputs, RS-232 tolerant inputs 4.096V reference (1mV/count) 115K max speed
The Multi-I/O expansion board gives users the ability to add analog inputs and outputs, UART capability (for GPS or modem) and isolated high current outputs to the Flashlite 386Ex. Available in several
More informationMACHINE CONTROL INSTRUCTIONS: 1. EI
Lecture-33 MACHINE CONTROL INSTRUCTIONS: 1. EI (Enable interrupts): The interrupt system is disabled just after RESET operation. There is an internal INTE F/F (Interrupt enable flipflop) which is reset
More informationZBasic Language Reference Manual
ZBasic Language Reference Manual Including Information on the ZX Series Microcontrollers Version 4.3.2 Publication History Copyright 2005-2015 Elba Corp. All rights Reserved. November 2005 May 2006 August
More informationRA8835. Dot Matrix LCD Controller Specification. Version 1.2 June 1, RAiO Technology Inc. Copyright RAiO Technology Inc.
RAiO Dot Matrix LCD Controller Specification Version 1.2 June 1, 2005 RAiO Technology Inc. Copyright RAiO Technology Inc. 2004, 2005 RAiO TECHNOLOGY I. 1/6 Preliminary Version 1.2 1. Overview The is a
More informationProcessor Register Set of M16C
Processor Register Set of M6C 2 banks of general-purpose registers 4 6-bit data registers R - R3 Upper and lower bytes of registers R and R can be used as 8-bit registers (RL, RH, RL, RH) 2 6-bit address
More informationS.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING
S.R.M. INSTITUTE OF SCIENCE & TECHNOLOGY SCHOOL OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK Subject Code : EC307 Subject Name : Microprocessor and Interfacing Year & Sem : III Year, V Sem
More informationRA8835A. Dot Matrix LCD Controller Specification. Version 1.1 September 18, RAiO Technology Inc. Copyright RAiO Technology Inc.
RAiO Dot Matrix LCD Controller Specification Version 1.1 September 18, 2014 RAiO Technology Inc. Copyright RAiO Technology Inc. 2014 RAiO TECHNOLOGY I. 1/6 www.raio.com.tw Preliminary Version 1.1 1. Overview
More informationGetting Started with ESPI Interface Using the Z8 Encore! XP F1680
Application Note Getting Started with ESPI Interface Using the Z8 Encore! XP F1680 AN027301-0308 Abstract This application note demonstrates how to use the Enhanced Serial Peripheral Interface (ESPI) in
More informationtimer 1 Fri Oct 13 13:00:
timer 1 Fri Oct 1 1:00: 1.1 Introduction SECTION CAPTURE/COMPARE TIMER This section describes the operation of the 1-bit capture/compare timer. Figure -1 shows the structure of the timer module. Figure
More informationIn this lecture, we will go beyond the basic Verilog syntax and examine how flipflops and other clocked circuits are specified.
1 In this lecture, we will go beyond the basic Verilog syntax and examine how flipflops and other clocked circuits are specified. I will also introduce the idea of a testbench as part of a design specification.
More informationWin-I2CNTDLL. I²C and SMBus Control DLL User s Manual. Version 4
I²C and SMBus Control DLL User s Manual Version 4 Date: February 16, 2004 Information provided in this document is solely for use with Win-I2CNTDLL. SB Solutions reserves the right to make changes or improvements
More informationUSB-I2C USB to I2C Communications Module Technical Specification
Page 1 of 7 USB-I2C USB to I2C Communications Module Technical Specification The USB-I2C module provides a complete interface between your PC and the I2C bus. The module is self powered from the USB cable
More informationLab3: I/O Port Expansion
Page 1/5 Revision 2 6-Oct-15 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
More information'... '... '... Developer: William H. White (consultant) '... With: TEKsystems Inc. '... For: AIG. Financial Information Systems
ThisWorkbook - 1 Developer: William H. White (consultant) With: TEKsystems Inc. www.teksystems.com For: AIG Financial Information Systems 1 NY Plaza, 15th floor Current contact: william.white@aig.com (212)
More informationProject 18 Dual 8-Bit Binary Counters
Project 18 Dual 8-Bit Binary Counters In Project 18, you will daisy chain (or cascade) another 74HC595 IC onto the one used in Project 17 to create a dual binary counter. Parts Required 2 74HC595 Shift
More informationsequence is not needed. (ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.
Lecture-55 Poll Command: In this mode the INT output is not used for the microprocessor internal interrupt enable F/F is reset, disabling its interrupt input, service to device is achieved by software
More informationSimple Excalibur System
Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on
More information3 Wire LED Module (SKU:DFR0090)
3 Wire LED Module (SKU:DFR0090) Contents 1 Introduction 2 Connection 3 Pinout Diagram 4 Sample Code 4.1 Test Procedure 4.2 Operating procedure Introduction This is 8 digital bits serial LED display. It
More informationThe 8237 DMA Controller: -
The 8237 DMA Controller: - The 8237 is the LSI controller IC that is widely used to implement the direct memory access (DMA) function in 8088 and 8086 based microcomputer systems. It is available in 40-pin
More informationCANopen IO X1 Fact sheet
CANopen IO X Fact sheet Overview The CANopen IO X is a very compact and cost effective CANopen IO module featuring a high-density of industrial proven I/O's. The module includes a CPU-core including the
More informationADC to I 2 C. Data Sheet. 10 Channel Analog to Digital Converter. with output via I 2 C
Data Sheet 10 Channel Analog to Digital Converter with output via I 2 C Introduction Many microcontroller projects involve the use of sensors like Accelerometers, Gyroscopes, Temperature, Compass, Barometric,
More informationWB_MP3DEC - Wishbone MP3 Decoder
WB_MP3DEC - Wishbone MP3 Decoder Frozen Content Modified by on 13-Sep-2017 Parent article: FPGA Peripheral Components - Wishbone WB_MP3DEC - Wishbone MP3 Decoder. The Wishbone MP3 Decoder component (WB_MP3DEC)
More informationPROGRAM CONTROL UNIT (PCU)
nc. SECTION 5 PROGRAM CONTROL UNIT (PCU) MOTOROLA PROGRAM CONTROL UNIT (PCU) 5-1 nc. SECTION CONTENTS 5.1 INTRODUCTION........................................ 5-3 5.2 PROGRAM COUNTER (PC)...............................
More information45SD Series Bus Expansion Cards For use with Q45X Series Photoelectric Sensors on SDS Bus Networks
45SD Series Bus Expansion Cards For use with Series Photoelectric Sensors on SDS Bus Networks Banner model 45SD plug-in bus cards enable a Banner Series sensor to establish a logical relationship between
More informationChapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS
Chapter NINE 8088,80286 MICROPROCESSORS AND ISA BUS OBJECTIVES this chapter enables the student to: State the function of the pins of the 8088. List the functions of the 8088 data, address, and control
More informationEarthshine Design Arduino Starters Kit Manual - A Complete Beginners Guide to the Arduino. Project 15. Shift Register 8-Bit Binary Counter
Project 15 Shift Register 8-Bit Binary Counter 84 Project 15 - Shift Register 8-Bit Binary Counter Right, we are now going to delve into some pretty advanced stuff so you might want a stiff drink before
More informationspi 1 Fri Oct 13 13:04:
spi 1 Fri Oct 1 1:: 1.1 Introduction SECTION SERIAL PERIPHERAL INTERFACE (SPI) The SPI module allows full-duplex, synchronous, serial communication with peripheral devices.. Features Features of the SPI
More informationThese three counters can be programmed for either binary or BCD count.
S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.
More informationUser Manual APAX Software Manual
User Manual APAX-5072 Software Manual Copyright The documentation and the software included with this product are copyrighted 2010 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves
More informationLab2: 8255 Interfacing
AL-Hussein Bin Talal University College of Engineering Department of Computer Engineering Computer Interfacing and Peripherals Lab Student Name: Student Number: Dr. Fadi Abu-Amara Eng. Huda Saqallah Lab2:
More informationApplication note, Nordic nrf24l01 with Bascom-Avr
Application note, Nordic nrf24l01 with Bascom-Avr Getting a Nordic nrf24l01 single chip 2.4GHZ radio transceiver up and running with Bascom-Avr. Written by Evert Dekker 2007. What s an nrf24l01 The nrf24l01
More information4-megabit 2.3-volt or 2.7-volt Minimum SPI Serial Flash Memory AT25DF041A
Features Single 2.3V - 3.6V or 2.7V - 3.6V Supply Serial Peripheral Interface (SPI) Compatible Supports SPI Modes and 3 7 MHz Maximum Clock Frequency Flexible, Uniform Erase Architecture 4-Kbyte Blocks
More information1.3inch OLED User Manual
1.3inch OLED User Manual 1. Key Parameters Table 1: Key Parameters Driver Chip SH1106 Interface 3-wire SPI 4-wire SPI I2C Resolution 128*64 Display Size 1.3 inch Dimension 29mm*33mm Colors Yellow, Blue
More informationMemory Supplement for Section 3.6 of the textbook
The most basic -bit memory is the SR-latch with consists of two cross-coupled NOR gates. R Recall the NOR gate truth table: A S B (A + B) The S stands for Set to remember, and the R for Reset to remember.
More information512-Kilobit 2.7-volt Minimum SPI Serial Flash Memory AT25BCM512B. Preliminary
Features Single 2.7V - 3.6V Supply Serial Peripheral Interface (SPI) Compatible Supports SPI Modes and 3 7 MHz Maximum Operating Frequency Clock-to-Output (t V ) of 6 ns Maximum Flexible, Optimized Erase
More informationClass: POptions 1 COMOS. Platform Class documentation POptions_dll. Programming Manual 04/2014 A5E AA
1 COMOS Platform Programming Manual 04/2014 A5E32035508-AA Legal information Warning notice system This manual contains notices you have to observe in order to ensure your personal safety, as well as to
More informationGryphon Hardware Information: Dual SJA1000 Fault Tolerant CAN card
Gryphon Hardware Information: Dual SJA1000 Fault Tolerant CAN card External HD-15 connector pinout Note: We recommend that you not hot swap the connector on this module. We recommend that you turn off
More informationa, b sum module add32 sum vector bus sum[31:0] sum[0] sum[31]. sum[7:0] sum sum overflow module add32_carry assign
I hope you have completed Part 1 of the Experiment. This lecture leads you to Part 2 of the experiment and hopefully helps you with your progress to Part 2. It covers a number of topics: 1. How do we specify
More informationBasic Express. Basic Express. Operating System Reference. Version 1.46
Basic Express Basic Express Operating System Reference Version 1.46 1998-2000 by NetMedia, Inc. All rights reserved. Basic Express, BasicX, BX-01 and BX-24 are trademarks of NetMedia, Inc. Microsoft, Windows
More informationSyntax. Table of Contents
Syntax Table of Contents First Edition2 Conventions Used In This Book / Way Of Writing..2 KBasic-Syntax..3 Variable.4 Declaration4 Dim4 Public..4 Private.4 Protected.4 Static.4 As..4 Assignment4 User Defined
More informationE-Module: GLCD+RTC Combo Datasheet
E-Module: GLCD+RTC Combo Datasheet v1.1 Copyright 2008 AIS Cube. All rights reserved. The FlamingICE(FI) and FIDE are either registered trademarks or trademarks of AIS Cube in Singapore and/or other countries.
More informationQUESTION BANK. EE 6502 / Microprocessor and Microcontroller. Unit I Processor. PART-A (2-Marks)
QUESTION BANK EE 6502 / Microprocessor and Microcontroller Unit I- 8085 Processor PART-A (2-Marks) YEAR/SEM : III/V 1. What is meant by Level triggered interrupt? Which are the interrupts in 8085 level
More informationCANopen IO X2 Fact sheet
CANopen IO X2 Fact sheet Overview The CANopen IO X2 is a very compact and cost effective CANopen IO module featuring a high-density of industrial proven I/O's. The module includes a CPU-core including
More informationSECTION 2 SIGNAL DESCRIPTION
SECTION 2 SIGNAL DESCRIPTION 2.1 INTRODUCTION Figure 2-1 displays the block diagram of the MCF5206 along with the signal interface. This section describes the MCF5206 input and output signals. The descriptions
More informationINTEGRATED CIRCUITS. AN408 80C451 operation of port 6
INTEGRATED CIRCUITS March 1988 INTRODUCTION The features of the are shared with the 80C51 or are conventional except for the operation of port 6. The flexibility of this port facilitates high-speed parallel
More informationNios DMA. General Description. Functional Description
Nios DMA January 2003, Version 1.1 Data Sheet General Functional The Nios DMA module is an Altera SOPC Builder library component included in the Nios development kit. The DMA module allows for efficient
More informationCOSC 243. Computer Architecture 1. COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1
COSC 243 Computer Architecture 1 COSC 243 (Computer Architecture) Lecture 6 - Computer Architecture 1 1 Overview Last Lecture Flip flops This Lecture Computers Next Lecture Instruction sets and addressing
More information80C451 operation of port 6
INTRODUCTION The features of the are shared with the 80C5 or are conventional except for the operation of port 6. The flexibility of this port facilitates high-speed parallel data communications. This
More informationGeneral Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar
Chapter 15 General Purpose Programmable Peripheral Devices by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Microprocessor & Interfacing (140701) Rahul Patel 1
More informationS25FL Family (Serial Peripheral Interface)
S25FL Family (Serial Peripheral Interface) S25FL002D, S25FL001D 2 Megabit, 1 Megabit CMOS 3.0 Volt Flash Memory with 25 MHz SPI Bus Interface Distinctive Characteristics PRELIMINARY INFORMATION ARCHITECTURAL
More information...ic Programming\Mystery Escape\Mystery Escape\frmEscape.vb
...ic Programming\Mystery Escape\Mystery Escape\frmEscape.vb 1 1 Option Strict On 2 3 Public Class frmescape 4 5 ' Class variables. 6 7 Private _intonehour As Integer = 1 8 Private _inttwohour As Integer
More informationAN-1025 APPLICATION NOTE
APPLICATION NOTE One Technology Way PO Box 9106 Norwood, MA 02062-9106, USA Tel: 7813294700 Fax: 7814613113 wwwanalogcom Utilization of the First In, First Out (FIFO) Buffer in Analog Devices, Inc Digital
More informationLab3: I/O Port Expansion
Page 1/6 Revision 0 26-Jan-16 OBJECTIVES Explore and understand the implementation of memory-mapped I/O. Add an 8-bit input port and an 8-bit output port. REQUIRED MATERIALS EEL 3744 (upad and upad Proto
More informationAT25PE40. 4-Mbit DataFlash-L Page Erase Serial Flash Memory ADVANCE DATASHEET. Features
4-Mbit DataFlash-L Page Erase Serial Flash Memory Features ADVANCE DATASHEET Single 1.65V - 3.6V supply Serial Peripheral Interface (SPI) compatible Supports SPI modes 0 and 3 Supports RapidS operation
More informationZet x86 open source SoC
http://zet.aluzina.org v1.1 19 Feb 2010 Contents 1 2 Contents 1 2 Terasic Altera DE1 - Cyclone II FPGA http://www.terasic.com.tw Physical devices 1 FPGA 2 SDRAM 3 SRAM 4 Flash 5 SD card 6 VGA 7 50 Mhz
More informationECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks
ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review
More informationWeek 11 Programmable Interrupt Controller
Week 11 Programmable Interrupt Controller 8259 Programmable Interrupt Controller The 8259 programmable interrupt controller (PIC) adds eight vectored priority encoded interrupts to the microprocessor.
More informationTECHNICAL PAPER Interfacing the Byte- Wide SmartVoltage FlashFile Memory Family to the Intel486 Microprocessor Family
E TECHNICAL PAPER Interfacing the Byte- Wide SmartVoltage FlashFile Memory Family to the Intel486 Microprocessor Family October 1996 Order Number: 297805-001 Information in this document is provided in
More informationCHAPTER 4 I/O PORT PROGRAMMING
CHAPTER 4 I/O PORT PROGRAMMING I/O Port Pins The four 8-bit I/O ports P0, P1, P2 and P3 each uses 8 pins All the ports upon RESET are configured as input, ready to be used as input ports When the first
More information8255 Programmable Peripheral Interface Architecture MCT/UNIT III/NARASIMHARAJ/LECTURE NOTES /IV MECH A
8255 Programmable Peripheral Interface Architecture 8255 PPI Architecture The parallel input-output port chip 8255 is also called as programmable peripheral input- output port. The Intel s 8255 is designed
More informationAPPLICATION NOTE IC. SDA 555xFL TVText Pro Flash Programming Manual MICRONAS
APPLICATION NOTE IC TVText Pro Flash Programming Manual MICRONAS APPLICATION NOTE IC Contents Page Section Title 1 1. Introduction 1 1.1. Flash Features 2 2. Flash Mode 2 2.1. Flash Addressing 2 2.2. Flash
More information< W3150A+ / W5100 Application Note for SPI >
< W3150A+ / W5100 Application Note for SPI > Introduction This application note describes how to set up the SPI in W3150A+ or W5100. Both the W3150A+ and W5100 have same architecture. W5100 is operated
More informationAT45DQ321. Features. 32-Mbit DataFlash (with Extra 1-Mbits), 2.3V Minimum SPI Serial Flash Memory with Dual-I/O and Quad-I/O Support
32-Mbit DataFlash (with Extra 1-Mbits), 2.3V Minimum SPI Serial Flash Memory with Dual-I/O and Quad-I/O Support Features Single 2.3V - 3.6V supply Serial Peripheral Interface (SPI) compatible Supports
More information