PROF. TAJANA SIMUNIC ROSING. Final Exam. Problem Max. Points Points 1 25 T/F 2 10 Esterel 3 20 Petri net 4 20 SDF 5 20 EDF/RM 6 20 LS/power Total 115
|
|
- Roger Bruce
- 6 years ago
- Views:
Transcription
1 CSE 237A WINTER 2012 PROF. TAJANA SIMUNIC ROSING Final Exam NAME: ID: Problem Max. Points Points 1 25 T/F 2 10 Esterel 3 20 Petri net 4 20 SDF 5 20 EDF/RM 6 20 LS/power Total 115 INSTRUCTIONS: 1. Please take a moment to make sure that your test is complete and readable. 2. SHOW YOUR WORK. Partial credit is more easily awarded this way. 3. You may use any handouts available on the CSE237A schedule web page. Everything else is off limits. 4. Please sign the statement below before you begin. HONOR CODE: By signing my name below I hereby certify that I have neither given, nor received assistance in completing this examination.
2 1. [25 pts] True or False a) [10pts] Write if the following statements are True (T) or False (F) Part Statements T/F - Example: My CSE237a project is done. T 1 Cyclic executive RTOS must use preemptive, dynamic schedulers. F 2 Kahn processes use nonblocking FIFOs for communication. F 3 Synchronous data flow graphs are a special case of Petri nets. T 4 Reachability is defined for transitions in a Petri net. F 5 Lamport's vector clocks are strongly consistent. T 6 Total order on events in distributed systems can be obtained with logical clocks. F 7 TTP/C, used in real-time applications, uses binary countdown arbitration. T 8 44kHz A/D converter uses 128 bits in order to avoid aliasing of a signal whose F maximum bandwidth is 22kHz. 9 Scratchpad is used as a replacement for only L2 cache in real time systems. F 10 DSPs are RISC processors used for data intensive applications. F Note: Correct answers (T/F) without reasoning shown will NOT get any credit in parts b, c and d. b) [5pts] Is the statement below True or False? A set of four independent tasks with equal execution times, but where the period of each task is twice as the previous one (T i+1 =2T i ), is guaranteed to be schedulable with rate monotonic scheduling if the maximum utilization for task 1 is less than 25%. True Consider this set of tasks A,B,C,D Task WCET Period=deadline A 1 4 B 1 8 C 1 16 D 1 32 ( ) Thus it is guaranteed to be RM-schedulable.
3 c) [5pts] Is the following statement True or False? Assume an A/D converter supplies samples at 40 khz. When a sample arrives, an interrupt handler will be invoked to process the sample and feed the result to the application. If the interrupt handler executes 100 instructions to process each sample for the application, then 400 application instructions can be executed on a 20 MHz single-processor that executes 1 instruction per cycle. Assume the processor is running only the application and interrupt handler. True. Let x = number of application instructions. 40k(x+100)=20M Thus x=400
4 d) [5pts] Is the following statement True or False? The FSM that accurately represents functionality of the following Esterel code has at most five states. Module test; Input a,b,c, r; Output o; Loop [ await a await b await c ]; Emit o Each r End module
5 2. [10pts] Esterel Draw the FSM that accurately represents the functionality of this code. module Example: input S,A,E; output O; loop abort present A else [ await A await S ] end ; emit O when E end A/ O E / - E / - S / O E / - Ā / - E / - A/ O A / - S / -
6 3. [20pts] Petri Nets Consider the Petri Net defined by the following: P = { p1, p2, p3 } T = { t1, t2, t3 } A = { (p1 t1) (p1 t3) (p2 t1) (p2 t2) (p3 t3) (t1 p2) (t1 p3) (t2 p3) (t3 p1) (t3 p2) } With all weights being one except w(p1 t1) = 2 a) [5pts] Draw the Petri net graph b) [5pts] Let M0 = [1 0 1]. How many times can transition t1 be enabled in subsequent operations of the Petri net? Show why. Never fires. c) [10pts] Let M0 = [2 1 1]. What happens in subsequent operations of the Petri net? Does this Petri net have any special properties given your analysis? YES, see below transition t2 is not live after [0 1 2] as a starting state.
7 4. [20pts] SDF A 2 3 a 6 e B 4 d 8 6 b 4 3 c 2 4 C a) [5pts] Write the incidence matrix. A B C a b c d e
8 b) [5pts] Derive a PASS schedule where A is only executed before B and B is only executed before C. AAAABBCCC c) [5pts] Derive the minimal delay required for the PASS schedule. [ 0, 0, 6, 0, 12 ] d) [5pts] Derive the minimal buffer sizes required for each edge of the SDF for the PASS schedule. [ 8, 12, 6, 24, 12 ]
9 5. [20pts] Task Scheduling: EDF & RM A single processor runs 3 periodic tasks which are defined in the table below. Task WCET Period=Deadline A 2 5 B 1 4 C 2 unknown a) [10pts] Determine the minimum period of task C so that this set of tasks is RM-schedulable. Show the RM schedule in the table below for the first 20 time units assuming first instances of all tasks arrive at time 0. Note: Make sure the period of C is indeed THE smallest and verify the task set is schedulable over the entire hyper-period. Time Task Time Task X=8. The minimum period can be obtained by enumerating period from 1 until it is schedulable. Time Task B A A C B A A C B C Time Task A A B C A B A C C b) [10pts] Show the EDF schedule in the table below for tasks A,B & C, given that A arrives at time 0, B at time 1, and task C at time 2. Assume that task C has a period of 6. If two tasks have the same priority, use alphabetic order to break the tie, e.g. if task A and task B have the same priority, run task A first. Time Task Time Task Time Task A A B C C B A A C B Time Task C A A B C A A C B
10 6. [20pts] List Scheduling For the following problem, assume that multiplication takes 2 ns while addition takes 1ns. O 1 := i 1 *i 2 + i 3 *i 4 O 2 := O 1 + i 5 O 3 := i 6 + i 7 O 4 := O 3 *i 8 a) [3pts] Draw the task graph O 5 := O 2 +O 4
11 b) [5pts] Draw ASAP and ALAP with no resource constraints and calculate the mobility of each operation.
12 c) [5pts] Given the constraint that there are two multipliers and one adder, draw the task graph obtained after using list scheduling algorithm. Assume that LS uses mobility as the metric for determining the task priority. d) [2pts] Assume that each multiplier consumes 1W when operating and each adder consumes 0.4W. What is the maximum power consumption according to the schedule you found in (c)? What is the total energy cost for this schedule? Assume that the power consumption of any idle HW unit is zero. Ans: The maximum power happens in Time = 1 and power consumption = 2.4W (two multiplier and one adder) Total energy consumption is 3 * 1W * 2ns + 3 * 0.4 * 1ns = 7.2nJ
13 e) [5pts] Assume that the peak power consumption cannot exceed 1.5W. Find a schedule based on the list scheduling algorithm that does not violate the power bound. How much later does this schedule finish compared to the schedule in (c)?
14 This page is intentionally left blank.
CSE237a Final Exam Winter Prof. Tajana Simunic Rosing. Problem Maximum points Points earned Total 100
CSE237a Final Exam Winter 2018 Name: PID: Problem Maximum points Points earned 1 15 2 10 3 15 4 20 5 20 6 20 Total 100 Instructions 1. Write your name on every page. 2. Please make sure your writing is
More informationCSE 237A. Prof. Tajana Simunic Rosing HW #2. Due: February 1st, 2011
CSE 7A Prof. Tajana Simunic Rosing HW # Due: February st, Problem Consider the following sensor network platform. A PZT device senses a wave sample (S), which is then digitized (AD) and stored for processing
More informationCSE 237A. Prof. Tajana Simunic Rosing HW #1. Due: January 20th, 2011
CSE 237A Prof. Tajana Simunic Rosing HW #1 Due: January 20th, 2011 All problems should be completed individually except for problem 8, which may be completed with one other student. The student you complete
More informationFinal Examination. Thursday, December 3, :20PM 620 PM. NAME: Solutions to Selected Problems ID:
CSE 237B EMBEDDED SOFTWARE, FALL 2009 PROF. RAJESH GUPTA Final Examination Thursday, December 3, 2009 5:20PM 620 PM NAME: Solutions to Selected Problems ID: Problem Max. Points Points 1 20 2 25 3 35 4
More informationEmbedded Systems 7. Models of computation for embedded systems
Embedded Systems 7 - - Models of computation for embedded systems Communication/ local computations Communicating finite state machines Data flow model Computational graphs Von Neumann model Discrete event
More informationSeminars in Embedded System Design EDAN15
Seminars in Embedded System Design EDAN15 Krzysztof Kuchcinski Department of Computer Science Lund Univeristy April 11, 2011 1 Petri net Draw simple Petri nets which model sequential execution, parallel
More informationDataflow Languages. Languages for Embedded Systems. Prof. Stephen A. Edwards. March Columbia University
Dataflow Languages Languages for Embedded Systems Prof. Stephen A. Edwards Columbia University March 2009 Philosophy of Dataflow Languages Drastically different way of looking at computation Von Neumann
More informationFirst Name: Last Name: PID: CSE 140L Exam. Prof. Tajana Simunic Rosing. Winter 2010
CSE 140L Exam Prof. Tajana Simunic Rosing Winter 2010 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate
More informationEmbedded Systems 8. Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines
Embedded Systems 8 - - Dataflow modeling Identifying, modeling and documenting how data moves around an information system. Dataflow modeling examines processes (activities that transform data from one
More informationPrevious Exam Questions System-on-a-Chip (SoC) Design
This image cannot currently be displayed. EE382V Problem: System Analysis (20 Points) This is a simple single microprocessor core platform with a video coprocessor, which is configured to process 32 bytes
More informationTentamen i kursen EDAN15: Konstruktion av inbyggda system (Design of Embedded Systems)
Institutionen för datavetenskap Krzysztof Kuchcinski Tentamen i kursen EDAN: Konstruktion av inbyggda system (Design of Embedded Systems) 20-06-03, kl. 4-9 Sal: Sparta:D Hjälpmedel: Inga Resultat anslås:
More informationCSE 237A. Prof. Tajana Simunic Rosing HW #2. Due: February 1st, 2011
CSE 237A Prof. Tajana Simunic Rosing HW #2 Due: February 1st, 2011 Problem 1 Consider the following sensor network platform. A PZT device senses a wave sample (S), which is then digitized (AD) and stored
More informationEmbedded Systems 7 BF - ES - 1 -
Embedded Systems 7-1 - Production system A modelbased realtime faultdiagnosis system for technical processes Ch. Steger, R. Weiss - 2 - Sprout Counter Flow Pipeline-Processor Based on a stream of data
More informationCSE 140L Final Exam. Prof. Tajana Simunic Rosing. Spring 2008
CSE 140L Final Exam Prof. Tajana Simunic Rosing Spring 2008 NAME: ID#: Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page.
More informationProgramming Languages for Real-Time Systems. LS 12, TU Dortmund
Programming Languages for Real-Time Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 20 June 2016 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 41 References Slides are based on Prof. Wang Yi, Prof.
More informationDepartment of Computer Science, Institute for System Architecture, Operating Systems Group. Real-Time Systems '08 / '09. Hardware.
Department of Computer Science, Institute for System Architecture, Operating Systems Group Real-Time Systems '08 / '09 Hardware Marcus Völp Outlook Hardware is Source of Unpredictability Caches Pipeline
More informationCSE140: Components and Design Techniques for Digital Systems
CSE4: Components and Design Techniques for Digital Systems Tajana Simunic Rosing Announcements and Outline Check webct grades, make sure everything is there and is correct Pick up graded d homework at
More informationEECS 270 Midterm Exam
EECS 270 Midterm Exam Fall 2009 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: NOTES: Problem # Points 1 /11 2 /4
More informationCSE 140L Final Exam. Prof. Tajana Simunic Rosing. Spring 2008
CSE 140L Final Exam Prof. Tajana Simunic Rosing Spring 2008 Do not start the exam until you are told to. Turn off any cell phones or pagers. Write your name and PID at the top of every page. Do not separate
More information8. The use of multiple register windows with overlap causes a reduction in the number of
1. A full binary tree with n leaves contains? 2. The expression 1*2^3*4^5*6 will be evaluated as? 3. The feature in object oriented programming that follows he same operation to be carried out differently,depending
More informationMultimedia Systems 2011/2012
Multimedia Systems 2011/2012 System Architecture Prof. Dr. Paul Müller University of Kaiserslautern Department of Computer Science Integrated Communication Systems ICSY http://www.icsy.de Sitemap 2 Hardware
More informationBlackfin Optimizations for Performance and Power Consumption
The World Leader in High Performance Signal Processing Solutions Blackfin Optimizations for Performance and Power Consumption Presented by: Merril Weiner Senior DSP Engineer About This Module This module
More informationCS140 Operating Systems and Systems Programming Midterm Exam
CS140 Operating Systems and Systems Programming Midterm Exam October 28 th, 2005 (Total time = 50 minutes, Total Points = 50) Name: (please print) In recognition of and in the spirit of the Stanford University
More informationEE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata. Chang-Ching Wu 10/9/2007
EE249 Discussion Petri Nets: Properties, Analysis and Applications - T. Murata Chang-Ching Wu 10/9/2007 What are Petri Nets A graphical & modeling tool. Describe systems that are concurrent, asynchronous,
More informationCS 151 Final. (Last Name) (First Name)
CS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 20 pages including this cover. 2. Write down your Student-Id on the top of
More informationSDL. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 年 10 月 18 日. technische universität dortmund
12 SDL Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 2017 年 10 月 18 日 Springer, 2010 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models
More informationTiming-Based Communication Refinement for CFSMs
Timing-Based Communication Refinement for CFSMs Heloise Hse and Irene Po {hwawen, ipo}@eecs.berkeley.edu EE249 Term Project Report December 10, 1998 Department of Electrical Engineering and Computer Sciences
More informationPetri Nets ee249 Fall 2000
Petri Nets ee249 Fall 2000 Marco Sgroi Most slides borrowed from Luciano Lavagno s lecture ee249 (1998) 1 Models Of Computation for reactive systems Main MOCs: Communicating Finite State Machines Dataflow
More informationECE 485/585 Midterm Exam
ECE 485/585 Midterm Exam Time allowed: 100 minutes Total Points: 65 Points Scored: Name: Problem No. 1 (12 points) For each of the following statements, indicate whether the statement is TRUE or FALSE:
More informationIntroduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation
Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,
More informationECE 341 Final Exam Solution
ECE 341 Final Exam Solution Time allowed: 110 minutes Total Points: 100 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE.
More information2. Introduction to Software for Embedded Systems
2. Introduction to Software for Embedded Systems Lothar Thiele ETH Zurich, Switzerland 2-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems
More informationThe University of Missouri - Columbia Electrical & Computer Engineering Department ECE4220 Real-Time Embedded Computing
Final 1) Clear your desk top of all handwritten papers and personal notes. You may keep only the textbook, your test paper, and a pencil. 2) Read through the test completely and work the problems you can,
More informationHW/SW Codesign. Exercise 2: Kahn Process Networks and Synchronous Data Flows
HW/SW Codesign Exercise 2: Kahn Process Networks and Synchronous Data Flows 4. October 2017 Stefan Draskovic stefan.draskovic@tik.ee.ethz.ch slides by: Mirela Botezatu 1 Kahn Process Network (KPN) Specification
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences. Spring 2010 May 10, 2010
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2010 May 10, 2010 Final Exam Name: ID number: This is
More informationWhat s An OS? Cyclic Executive. Interrupts. Advantages Simple implementation Low overhead Very predictable
What s An OS? Provides environment for executing programs Process abstraction for multitasking/concurrency scheduling Hardware abstraction layer (device drivers) File systems Communication Do we need an
More informationECE 3055: Final Exam
ECE 3055: Final Exam Instructions: You have 2 hours and 50 minutes to complete this quiz. The quiz is closed book and closed notes, except for one 8.5 x 11 sheet. No calculators are allowed. Multiple Choice
More informationFrom synchronous models to distributed, asynchronous architectures
From synchronous models to distributed, asynchronous architectures Stavros Tripakis Joint work with Claudio Pinello, Cadence Alberto Sangiovanni-Vincentelli, UC Berkeley Albert Benveniste, IRISA (France)
More informationDEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING UNIT-1
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING Year & Semester Section Subject Code Subject Name Degree & Branch : I & II : M.E : CP7204 : Advanced Operating Systems : M.E C.S.E. 1. Define Process? UNIT-1
More informationWhat s an Operating System? Real-Time Operating Systems. Cyclic Executive. Do I Need One? Handling an Interrupt. Interrupts
What s an Operating System? Real-Time Operating Systems Provides environment for executing programs Prof. Stephen A. Edwards Process abstraction for multitasking/concurrency Scheduling Hardware abstraction
More informationCSC Operating Systems Spring Lecture - XII Midterm Review. Tevfik Ko!ar. Louisiana State University. March 4 th, 2008.
CSC 4103 - Operating Systems Spring 2008 Lecture - XII Midterm Review Tevfik Ko!ar Louisiana State University March 4 th, 2008 1 I/O Structure After I/O starts, control returns to user program only upon
More informationIntroduction to Real-Time Systems ECE 397-1
Introduction to Real-Time Systems ECE 97-1 Northwestern University Department of Computer Science Department of Electrical and Computer Engineering Teachers: Robert Dick Peter Dinda Office: L477 Tech 8,
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationEmbedded Software Programming
Embedded Software Programming Computer Science & Engineering Department Arizona State University Tempe, AZ 85287 Dr. Yann-Hang Lee yhlee@asu.edu (480) 727-7507 Event and Time-Driven Threads taskspawn (name,
More informationDo not start the test until instructed to do so!
CS 3204 Operating Systems Midterm (Abrams) Spring 2004 VIRG INIA POLYTECHNIC INSTITUTE AND STATE U T PRO SI M UNI VERSI TY Instructions: Do not start the test until instructed to do so! Print your name
More informationA Predictable RTOS. Mantis Cheng Department of Computer Science University of Victoria
A Predictable RTOS Mantis Cheng Department of Computer Science University of Victoria Outline I. Analysis of Timeliness Requirements II. Analysis of IO Requirements III. Time in Scheduling IV. IO in Scheduling
More informationMidterm Exam. October 20th, Thursday NSC
CSE 421/521 - Operating Systems Fall 2011 Lecture - XIV Midterm Review Tevfik Koşar University at Buffalo October 18 th, 2011 1 Midterm Exam October 20th, Thursday 9:30am-10:50am @215 NSC Chapters included
More informationGood Evening! Welcome!
University of Florida EEL 3701 Fall 2011 Dr Eric M Schwartz Page 1/11 Exam 2 Instructions: Turn off all cell phones, beepers and other noise making devices Show all work on the front of the test papers
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationOutline. Petri nets. Introduction Examples Properties Analysis techniques. 1 EE249Fall04
Outline Petri nets Introduction Examples Properties Analysis techniques 1 Petri Nets (PNs) Model introduced by C.A. Petri in 1962 Ph.D. Thesis: Communication with Automata Applications: distributed computing,
More informationCSE140L: Components and Design Techniques for Digital Systems Lab
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Announcements & Outline Lab 4 due; demo signup times listed on the cse140l site Check
More informationModeling Embedded Systems. Tajana Simunic Rosing Department of Computer Science and Engineering University of California, San Diego.
Modeling Embedded Systems Tajana Simunic Rosing Department of Computer Science and Engineering University of California, San Diego. 1 ES Design Hardware components Hardware 2 Tajana Simunic Rosing Verification
More informationCSE 237A Timing and scheduling. Tajana Simunic Rosing Department of Computer Science and Engineering University of California, San Diego.
CSE 237A Timing and scheduling Department of Computer Science and Engineering University of California, San Diego. 1 Where we are now n What we covered thus far: Introduction to design process and models
More informationStructure of Computer Systems
288 between this new matrix and the initial collision matrix M A, because the original forbidden latencies for functional unit A still have to be considered in later initiations. Figure 5.37. State diagram
More informationReal-Time Dynamic Voltage Hopping on MPSoCs
Real-Time Dynamic Voltage Hopping on MPSoCs Tohru Ishihara System LSI Research Center, Kyushu University 2009/08/05 The 9 th International Forum on MPSoC and Multicore 1 Background Low Power / Low Energy
More informationUNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AN:p ENGINEERING. ECE241F - Digital Syst~ms Final Examination
~.. UNIVERSITY OF TORONTO FACULTY OF APPLIED SCIENCE AN:p ENGINEERING ECE241F - Digital Syst~ms Final Examination December 19, 2017, 2:00pm-4:30pm Duration: 2.5 hours Examiners: P. Anderson, P. Chow and
More informationRecitation Session 6
Recitation Session 6 CSE341 Computer Organization University at Buffalo radhakri@buffalo.edu March 11, 2016 CSE341 Computer Organization Recitation Session 6 1/26 Recitation Session Outline 1 Overview
More informationCSE 100 Practice Final Exam
CSE 100 Practice Final Exam Please note that this practice final only serves as a template and does not exhaustively cover all the topics that are on the actual final. The final exam will cover all the
More informationHigh-Level Synthesis
High-Level Synthesis 1 High-Level Synthesis 1. Basic definition 2. A typical HLS process 3. Scheduling techniques 4. Allocation and binding techniques 5. Advanced issues High-Level Synthesis 2 Introduction
More informationCAN send and receive with hardware timestamping
CAN send and receive with hardware timestamping Hauke Webermann, esd electronic system design gmbh Modern CAN controllers, especially for FPGA integration, keep growing stronger and more versatile. Also
More informationEECS 373 Midterm Winter 2017
EECS 373 Midterm Winter 2017 Name: unique name: Sign the following honor code pledge. I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Problem Points 1 /12
More informationFSMs & message passing: SDL
12 FSMs & message passing: SDL Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 30 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models of computation
More informationCSE140L: Components and Design
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Grade distribution: 70% Labs 35% Lab 4 30% Lab 3 20% Lab 2 15% Lab 1 30% Final exam
More informationECE 485/585 Midterm Exam
ECE 485/585 Midterm Exam Time allowed: 100 minutes Total Points: 65 Points Scored: Name: Problem No. 1 (12 points) For each of the following statements, indicate whether the statement is TRUE or FALSE:
More informationHardware-Software Codesign
Hardware-Software Codesign 8. Performance Estimation Lothar Thiele 8-1 System Design specification system synthesis estimation -compilation intellectual prop. code instruction set HW-synthesis intellectual
More informationEECS 373 Practice Midterm / Homework #3 Fall 2014
Exam #: EECS 373 Practice Midterm / Homework #3 Fall 2014 Name: Uniquename: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: Problem #
More informationproblem maximum score 1 10pts 2 8pts 3 10pts 4 12pts 5 7pts 6 7pts 7 7pts 8 17pts 9 22pts total 100pts
University of California at Berkeley College of Engineering epartment of Electrical Engineering and Computer Sciences EECS150 J. Wawrzynek Spring 2003 2/21/03 Exam I Solutions Name: I number: This is a
More information( D ) 4. Which is not able to solve the race condition? (A) Test and Set Lock (B) Semaphore (C) Monitor (D) Shared memory
CS 540 - Operating Systems - Final Exam - Name: Date: Wenesday, May 12, 2004 Part 1: (78 points - 3 points for each problem) ( C ) 1. In UNIX a utility which reads commands from a terminal is called: (A)
More informationUNIT -3 PROCESS AND OPERATING SYSTEMS 2marks 1. Define Process? Process is a computational unit that processes on a CPU under the control of a scheduling kernel of an OS. It has a process structure, called
More informationfakultät für informatik informatik 12 technische universität dortmund Data flow models Peter Marwedel TU Dortmund, Informatik /10/08
12 Data flow models Peter Marwedel TU Dortmund, Informatik 12 2009/10/08 Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Models of computation considered in this course Communication/ local computations
More information1. Draw general diagram of computer showing different logical components (3)
Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the
More informationTechniques for Digital Systems Lab. Verilog HDL. Tajana Simunic Rosing. Source: Eric Crabill, Xilinx
CSE140L: Components and Design Techniques for Digital Systems Lab Verilog HDL Tajana Simunic Rosing Source: Eric Crabill, Xilinx 1 More complex behavioral model module life (n0, n1, n2, n3, n4, n5, n6,
More informationENGR 100 Midterm (CSE Part) Winter 2014
ENGR 100 Midterm (CSE Part) Winter 2014 There are two parts in this midterm. This part focuses on the CSE aspects of the course. You will have 80 minutes to work on the exam. We recommend you spend about
More informationCS140 Operating Systems and Systems Programming Midterm Exam
CS140 Operating Systems and Systems Programming Midterm Exam October 31 st, 2003 (Total time = 50 minutes, Total Points = 50) Name: (please print) In recognition of and in the spirit of the Stanford University
More informationScheduling Algorithm and Analysis
Scheduling Algorithm and Analysis Model and Cyclic Scheduling (Module 27) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Task Scheduling Schedule: to determine which task
More informationPh.D. Programme in Computer Science. Model Question Paper RESEARCH APTITUDE ASSESSMENT TEST. Time : 2 Hours Max. Marks : 75
Ph.D. Programme in Computer Science Model Question Paper RESEARCH APTITUDE ASSESSMENT TEST : 2 Hours Max. Marks : 75 I. Part A: Multiple Choice Questions 30 x 1 mark = 30 marks Choose the correct Response
More informationUnit 2: High-Level Synthesis
Course contents Unit 2: High-Level Synthesis Hardware modeling Data flow Scheduling/allocation/assignment Reading Chapter 11 Unit 2 1 High-Level Synthesis (HLS) Hardware-description language (HDL) synthesis
More informationECE 341 Midterm Exam
ECE 341 Midterm Exam Time allowed: 90 minutes Total Points: 75 Points Scored: Name: Problem No. 1 (10 points) For each of the following statements, indicate whether the statement is TRUE or FALSE: (a)
More informationDiscrete Event Models
12 Discrete Event Models Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Germany Springer, 2010 2016 年 11 月 08 日 These slides use Microsoft clip arts. Microsoft copyright
More informationEECS 150 Homework 7 Solutions Fall (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are:
Problem 1: CLD2 Problems. (a) 4.3 The functions for the 7 segment display decoder given in Section 4.3 are: C 0 = A + BD + C + BD C 1 = A + CD + CD + B C 2 = A + B + C + D C 3 = BD + CD + BCD + BC C 4
More information(b) External fragmentation can happen in a virtual memory paging system.
Alexandria University Faculty of Engineering Electrical Engineering - Communications Spring 2015 Final Exam CS333: Operating Systems Wednesday, June 17, 2015 Allowed Time: 3 Hours Maximum: 75 points Note:
More informationDynamic Response Time Optimization for SDF Graphs
Dynamic Response Time Optimization for SDF Graphs Dirk Ziegenbein, Jan Uerpmann, Rolf Ernst TU Braunschweig ziegenbein, uerpmann, ernst @ida.ing.tu-bs.de Abstract Synchronous Data Flow (SDF) is a well-known
More informationComputer organization by G. Naveen kumar, Asst Prof, C.S.E Department 1
Pipelining and Vector Processing Parallel Processing: The term parallel processing indicates that the system is able to perform several operations in a single time. Now we will elaborate the scenario,
More informationImplementing Scheduling Algorithms. Real-Time and Embedded Systems (M) Lecture 9
Implementing Scheduling Algorithms Real-Time and Embedded Systems (M) Lecture 9 Lecture Outline Implementing real time systems Key concepts and constraints System architectures: Cyclic executive Microkernel
More informationDeterministic Concurrency
Candidacy Exam p. 1/35 Deterministic Concurrency Candidacy Exam Nalini Vasudevan Columbia University Motivation Candidacy Exam p. 2/35 Candidacy Exam p. 3/35 Why Parallelism? Past Vs. Future Power wall:
More informationCPSC/ECE 3220 Summer 2017 Exam 2
CPSC/ECE 3220 Summer 2017 Exam 2 Name: Part 1: Word Bank Write one of the words or terms from the following list into the blank appearing to the left of the appropriate definition. Note that there are
More informationCS4411 Intro. to Operating Systems Final Fall points 12 pages
CS44 Intro. to Operating Systems Final Exam Fall 5 CS44 Intro. to Operating Systems Final Fall 5 points pages Name: Most of the following questions only require very short answers. Usually a few sentences
More informationCS143 Final Spring 2016
CS143 Final Spring 2016 Please read all instructions (including these) carefully. There are 5 questions on the exam, all with multiple parts. This exam is designed to take 2 hours, but you have the full
More informationUniversity of Florida EEL 4744 Spring 2014 Dr. Eric M. Schwartz Department of Electrical & Computer Engineering 1 April Apr-14 9:03 AM
Page 1/15 Exam 2 Instructions: Turn off cell phones beepers and other noise making devices. BEAT UCONN! Show all work on the front of the test papers. If you need more room make a clearly indicated note
More informationFinite State Machines
Finite State Machines CS 3410 Computer System Organization & Programming [K. Bala, A. Bracy, E. Sirer, and H. Weatherspoon] Stateful Components Combinational logic Output computed directly from inputs
More informationCS 370 Operating Systems
NAME S.ID. # CS 370 Operating Systems Mid-term Example Instructions: The exam time is 50 minutes. CLOSED BOOK. 1. [24 pts] Multiple choice. Check one. a. Multiprogramming is: An executable program that
More informationSubject Name: OPERATING SYSTEMS. Subject Code: 10EC65. Prepared By: Kala H S and Remya R. Department: ECE. Date:
Subject Name: OPERATING SYSTEMS Subject Code: 10EC65 Prepared By: Kala H S and Remya R Department: ECE Date: Unit 7 SCHEDULING TOPICS TO BE COVERED Preliminaries Non-preemptive scheduling policies Preemptive
More informationSHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI
SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF COMPUTER SCIENCE AND ENGG. Cs 1005- UNIX INTERNALS UNIT
More informationCSE 123: Computer Networks Fall Quarter, 2013 MIDTERM EXAM
CSE 123: Computer Networks Fall Quarter, 2013 MIDTERM EXAM Instructor: Alex C. Snoeren Name Student ID Question Score Points 1 21 2 30 3 40 4 9 Total 100 100 This exam is closed book. You are allowed one
More informationnesc Prof. Chenyang Lu How should network msg be handled? Too much memory for buffering and threads
nesc Prof. Chenyang Lu CSE 521S 1 How should network msg be handled? Socket/TCP/IP? Too much memory for buffering and threads Data buffered in network stack until application threads read it Application
More information1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4]
HW 3 Answer Key 1. Prove that if you have tri-state buffers and inverters, you can build any combinational logic circuit. [4] You can build a NAND gate from tri-state buffers and inverters and thus you
More informationEE472 Mid Term SOLUTION KEY. Rules. Prof. Blake Hannaford Department of Electrical Engineering The University of Washington 31-Oct-2005 NAME
EE472 Mid Term SOLUTION KEY Prof. Blake Hannaford Department of Electrical Engineering The University of Washington 31-Oct-2005 NAME Rules Individual Work Closed Book, Closed Notes, No Calculators 1-page
More informationReal Time & Embedded Systems. Final Exam - Review
Real Time & Embedded Systems Final Exam - Review Final Exam Review Topics Finite State Machines RTOS Context switching Process states Mutex - purpose and application Blocking versus non-blocking Synchronous
More informationHomework index. Processing resource description. Goals for lecture. Communication resource description. Graph extensions. Problem definition
Introduction to Real-Time Systems ECE 97-1 Homework index 1 Reading assignment.............. 4 Northwestern University Department of Computer Science Department of Electrical and Computer Engineering Teachers:
More informationSAMPLE MIDTERM QUESTIONS
SAMPLE MIDTERM QUESTIONS CS 143A Notes: 1. These questions are just for you to have some questions to practice. 2. There is no guarantee that there will be any similarities between these questions and
More information